



# SOFTWARE DEFINED RADIO USING DYNAMIC PARTIAL RECONFIGURATION

By

### Ahmed Mohamed Sadek Mabrouk

A Thesis Submitted to the
Faculty of Engineering at Cairo University
in Partial Fulfilment of the
Requirements for the Degree of
MASTER OF SCIENCE

in

Electronics and Communications Engineering

# SOFTWARE DEFINED RADIO USING DYNAMIC PARTIAL RECONFIGURATION

By

### Ahmed Mohamed Sadek Mabrouk

A Thesis Submitted to the
Faculty of Engineering at Cairo University
in Partial Fulfilment of the
Requirements for the Degree of
MASTER OF SCIENCE

in

Electronics and Communications Engineering

Under the Supervision of

### Prof. Dr. Amin Mohamed Nassar Dr. Hassan Mostafa Hassan

Professor

Assistant Professor

Electronics and Communications Engineering

Faculty of Engineering, Cairo University

Electronics and Communications Engineering

Department

Department
Faculty of Engineering, Cairo University

# SOFTWARE DEFINED RADIO USING DYNAMIC PARTIAL RECONFIGURATION

By

### Ahmed Mohamed Sadek Mabrouk

A Thesis Submitted to the
Faculty of Engineering at Cairo University
in Partial Fulfilment of the
Requirements for the Degree of
MASTER OF SCIENCE

in

Electronics and Communications Engineering

Approved by the Examining Committee:

Prof. Dr. Amin Mohamed Nassar, Thesis Main Advisor

Prof. Dr. Ibrahim Mohamed Qamar, Internal Examiner

Prof. Dr. El-Sayed Mostafa Saad, External Examiner (Electronics and Communications Engineering, Helwan University)

FACULTY OF ENGINEERING, CAIRO UNIVERSITY GIZA, EGYPT 2016

**Engineer's Name:** Ahmed Mohamed Sadek Mabrouk

**Date of Birth:** 07/06/1983 **Nationality:** Egyptian

E-mail: ahmd.sadk@gmail.com

**Phone:** +201000765843

**Address:** 2 El-Gehad St., Wadi El-Nile St.

Meet Ockba, Agouza, 12411

Giza, Egypt

**Registration Date:** 01/10/2010 **Awarding Date:** ..../2016

**Degree:** Master of Science

**Department:** Electronics and Communications

Engineering

**Supervisors:** 

Prof. Dr. Amin Mohamed Nassar Dr. Hassan Mostafa Hassan

**Examiners:** 

Prof. Dr. Amin Mohamed Nassar Prof. Dr. Ibrahim Mohamed Qamar

Prof. Dr. El-Sayed Mostafa Saad

(Thesis Main Advisor) (Internal Examiner) (External Examiner) (Electronics and Communications Engineering, Helwan

University)

**Title of Thesis:** 

## Software Defined Radio using Dynamic Partial Reconfiguration

#### **Key Words:**

Software Defined Radio; Dynamic Partial Reconfiguration; FPGA; Run-Time Reconfiguration; Multiband Multistandard Communication System

#### **Summary:**

A novel design is proposed for implementing different communication chains using adaptable single chain and results shows an improvement in area and power consumption. This proposed work shows the advantages of using FPGA feature, Dynamic Partial Reconfiguration (DPR), in the implementation of Software Defined Radio (SDR) System that can switch among different communication standards such as 2G, 3G, LTE, and WIFI. The SDR system is being hardware reconfigured real time to simulate Multiband / Multistandard communication systems, where the reconfiguration is being held on FPGA partially and dynamically while the FPGA is fully functioning.



### Acknowledgments

Alhamdulillah, all praises and gratitude to Allah, the almighty, for all his blessings and support me with the strength and health to complete this thesis. I would like to thank my academic advisors Prof. Amin Nassar and Dr. Hassan Mustafa for supervising and encouraging me during my thesis. Also, I would like to thank Prof. Serag El-Din Habib for providing me with Xilinx kit for Hardware implementation and testing. I would like to thank Ahmed Atteya, Sharad Sinha and Hasan Baig for their time and long support in transferring knowledge to me.

### **Dedication**

To my mother (Wafaa) soul, my father (Mohamed), my wife (Hoda), my son (Abd ALLAH), family (Nehal, Nisma, Mohamed) and nephews (Lojain, Jana, Malek, Maryem) who supported me to complete this work.

## **Table of Contents**

A	ckno	wledgments	1
D	edica	ation	iii
Ta	able	of Contents	v
L	ist of	Tables Tables	ix
L	ist of	Figures	xi
L	ist of	Nomenclature	xiii
A	bstra	act	XV
1	Inti	roduction	1
	1.2 1.3 1.4 1.5	Motivation Communication system Software Defined Radio (SDR) 1.3.1 Terms used with SDR 1.3.2 Benefits and costs of SDR 1.3.3 SDR platforms FPGA Dynamic Partial Reconfiguration (DPR) Idea of research Organization of the thesis	2 3 4 4 5 5
2	•	namic Partial Reconfiguration	9
	2.1	FPGA overview	11 11 12
	2.2	FPGA reconfiguration	14 15 16 16
	2.3	2.2.4 DPR terms	. 19 . 19

	2.3.3 Configuration memory array types	
	2.3.4 Type of reconfiguration	22
2.4		
		23
		23
	2.4.3 Configuration memory layers (3D-FPGAs)	24
	2.4.4 DPR in time domain (4D)	24
2.5	Summary	25
Cha	annel coding DPR implementation using MicroBlaze	27
3.1	Forward error correction	27
	3.1.1 Convolutional encoders	27
	3.1.2 2G convolutional encoder	28
	3.1.3 3G convolutional encoder	28
	3.1.4 4G convolutional encoder	29
	3.1.5 WIFI convolutional encoder	30
3.2	Convolutional encoder summary	31
		31
3.4	General Encoder Module (GEM)	32
3.5	Single-Loaded Encoder Module (SLEM)	33
3.6	Results for the two systems	34
	3.6.1 Area occupied on the FPGA	34
	3.6.2 Memory needed	36
	3.6.3 Power estimation	36
	3.6.4 Time overhead	37
	3.6.5 PTF triangle	37
3.7	Conclusion	38
SDI	R chain implementation	39
4.1	Communication standards similarities	39
4.2	Design and implementation of SDR chain using DPR	40
4.3	General system	43
4.4	Lab setup	46
4.5	System results	46
	4.5.1 Area occupied on the FPGA	47
	4.5.2 Memory needed	53
	4.5.3 Power estimation	53
	4.5.4 Time overhead	54
4.6	Conclusion	54
Con	nclusion and suggestion for future work	55
		56
st of	Publications	57
efere	nces	59
	2.5 Cha 3.1 3.2 3.3 3.4 3.5 3.6 3.7 SDI 4.1 4.2 4.3 4.4 4.5 4.6 Cor 5.1 st of	2.3.4 Type of reconfiguration 2.4 Advanced topics on partial reconfiguration 2.4.1 Reconfigurable partition style 2.4.2 Connection constraints 2.4.3 Configuration memory layers (3D-FPGAs) 2.4.4 DPR in time domain (4D) 2.5 Summary  Channel coding DPR implementation using MicroBlaze 3.1 Forward error correction 3.1.1 Convolutional encoders 3.1.2 2G convolutional encoder 3.1.3 3G convolutional encoder 3.1.4 4G convolutional encoder 3.1.5 WiFI convolutional encoder 3.1.6 Convolutional encoder 3.1.7 General Encoder Module (GEM) 3.1 Single-Loaded Encoder Module (SLEM) 3.6 Results for the two systems 3.6.1 Area occupied on the FPGA 3.6.2 Memory needed 3.6.3 Power estimation 3.6.4 Time overhead 3.6.5 PTF triangle 3.7 Conclusion  SDR chain implementation 4.1 Communication standards similarities 4.2 Design and implementation 4.3 General system 4.4 Lab setup 4.5 System results 4.5.1 Area occupied on the FPGA 4.5.2 Memory needed

A Xilinx Design Flow	63
A.1 Design Flow	63
A.1.1 FPGA design flow	63
A.1.2 ISE Suit for developing Xilinx FPGA	64
A.1.3 Xilinx DPR Design Flow	65
Arabic Abstract	1