



# **SOFTWARE DEFINED RADIO USING DYNAMIC PARTIAL RECONFIGURATION**

By

Ahmed Mohamed Sadek Mabrouk

A Thesis Submitted to the  
Faculty of Engineering at Cairo University  
in Partial Fulfilment of the  
Requirements for the Degree of  
**MASTER OF SCIENCE**  
in  
Electronics and Communications Engineering

FACULTY OF ENGINEERING, CAIRO UNIVERSITY  
GIZA, EGYPT  
2016



# **SOFTWARE DEFINED RADIO USING DYNAMIC PARTIAL RECONFIGURATION**

By

**Ahmed Mohamed Sadek Mabrouk**

A Thesis Submitted to the  
Faculty of Engineering at Cairo University  
in Partial Fulfilment of the  
Requirements for the Degree of  
**MASTER OF SCIENCE**  
in  
Electronics and Communications Engineering

Under the Supervision of

**Prof. Dr. Amin Mohamed Nassar      Dr. Hassan Mostafa Hassan**

Professor

Assistant Professor

Electronics and Communications Engineering

Electronics and Communications Engineering

Department

Department

Faculty of Engineering, Cairo University

Faculty of Engineering, Cairo University

**FACULTY OF ENGINEERING, CAIRO UNIVERSITY  
GIZA, EGYPT**

**2016**



# **SOFTWARE DEFINED RADIO USING DYNAMIC PARTIAL RECONFIGURATION**

By

Ahmed Mohamed Sadek Mabrouk

A Thesis Submitted to the  
Faculty of Engineering at Cairo University  
in Partial Fulfilment of the  
Requirements for the Degree of  
MASTER OF SCIENCE  
in  
Electronics and Communications Engineering

Approved by the Examining Committee:

---

Prof. Dr. Amin Mohamed Nassar, Thesis Main Advisor

---

Prof. Dr. Ibrahim Mohamed Qamar, Internal Examiner

---

Prof. Dr. El-Sayed Mostafa Saad, External Examiner  
(Electronics and Communications Engineering, Helwan University)

FACULTY OF ENGINEERING, CAIRO UNIVERSITY  
GIZA, EGYPT  
2016



**Engineer's Name:** Ahmed Mohamed Sadek Mabrouk  
**Date of Birth:** 07/06/1983  
**Nationality:** Egyptian  
**E-mail:** ahmd.sadk@gmail.com  
**Phone:** +201000765843  
**Address:** 2 El-Gehad St., Wadi El-Nile St.  
Meet Ockba, Agouza, 12411  
Giza, Egypt  
**Registration Date:** 01/10/2010  
**Awarding Date:** ....../....../2016  
**Degree:** Master of Science  
**Department:** Electronics and Communications  
Engineering



**Supervisors:**

Prof. Dr. Amin Mohamed Nassar  
Dr. Hassan Mostafa Hassan

**Examiners:**

Prof. Dr. Amin Mohamed Nassar	(Thesis Main Advisor)
Prof. Dr. Ibrahim Mohamed Qamar	(Internal Examiner)
Prof. Dr. El-Sayed Mostafa Saad	(External Examiner)
	(Electronics and Communications Engineering, Helwan University)

**Title of Thesis:**

**Software Defined Radio using Dynamic Partial  
Reconfiguration**

**Key Words:**

Software Defined Radio; Dynamic Partial Reconfiguration; FPGA; Run-Time Reconfiguration; Multiband Multistandard Communication System

**Summary:**

A novel design is proposed for implementing different communication chains using adaptable single chain and results shows an improvement in area and power consumption. This proposed work shows the advantages of using FPGA feature, Dynamic Partial Reconfiguration (DPR), in the implementation of Software Defined Radio (SDR) System that can switch among different communication standards such as 2G, 3G, LTE, and WIFI. The SDR system is being hardware reconfigured real time to simulate Multiband / Multistandard communication systems, where the reconfiguration is being held on FPGA partially and dynamically while the FPGA is fully functioning.





# Acknowledgments

Alhamdulillah, all praises and gratitude to Allah, the almighty, for all his blessings and support me with the strength and health to complete this thesis. I would like to thank my academic advisors Prof. Amin Nassar and Dr. Hassan Mustafa for supervising and encouraging me during my thesis. Also, I would like to thank Prof. Serag El-Din Habib for providing me with Xilinx kit for Hardware implementation and testing. I would like to thank Ahmed Atteya, Sharad Sinha and Hasan Baig for their time and long support in transferring knowledge to me.



# Dedication

To my mother (Wafaa) soul, my father (Mohamed), my wife (Hoda), my son (Abd ALLAH), family (Nehal, Nisma, Mohamed) and nephews (Lojain, Jana, Malek, Maryem) who supported me to complete this work.



# Table of Contents

<b>Acknowledgments</b>	<b>i</b>
<b>Dedication</b>	<b>iii</b>
<b>Table of Contents</b>	<b>v</b>
<b>List of Tables</b>	<b>ix</b>
<b>List of Figures</b>	<b>xi</b>
<b>List of Nomenclature</b>	<b>xiii</b>
<b>Abstract</b>	<b>xv</b>
<b>1 Introduction</b>	<b>1</b>
1.1 Motivation . . . . .	1
1.2 Communication system . . . . .	2
1.3 Software Defined Radio (SDR) . . . . .	3
1.3.1 Terms used with SDR . . . . .	4
1.3.2 Benefits and costs of SDR . . . . .	4
1.3.3 SDR platforms . . . . .	5
1.4 FPGA Dynamic Partial Reconfiguration (DPR) . . . . .	5
1.5 Idea of research . . . . .	7
1.6 Organization of the thesis . . . . .	7
<b>2 Dynamic Partial Reconfiguration</b>	<b>9</b>
2.1 FPGA overview . . . . .	9
2.1.1 Xilinx Virtex-5 . . . . .	11
2.1.2 Configurable Logic Blocks (CLBs) . . . . .	11
2.1.3 DSP and Block RAM . . . . .	12
2.1.4 MicroBlaze softcore processor . . . . .	14
2.2 FPGA reconfiguration . . . . .	14
2.2.1 Advantages and disadvantages of reconfiguration . . . . .	15
2.2.2 Reconfigurable FPGAs . . . . .	16
2.2.3 Reconfiguration time overhead . . . . .	16
2.2.4 DPR terms . . . . .	18
2.3 Partial reconfiguration factors . . . . .	19
2.3.1 Configuration mode . . . . .	19
2.3.2 Reconfigurable module style based . . . . .	21

2.3.3	Configuration memory array types . . . . .	22
2.3.4	Type of reconfiguration . . . . .	22
2.4	Advanced topics on partial reconfiguration . . . . .	23
2.4.1	Reconfigurable partition style . . . . .	23
2.4.2	Connection constraints . . . . .	23
2.4.3	Configuration memory layers (3D-FPGAs) . . . . .	24
2.4.4	DPR in time domain (4D) . . . . .	24
2.5	Summary . . . . .	25
<b>3</b>	<b>Channel coding DPR implementation using MicroBlaze</b>	<b>27</b>
3.1	Forward error correction . . . . .	27
3.1.1	Convolutional encoders . . . . .	27
3.1.2	2G convolutional encoder . . . . .	28
3.1.3	3G convolutional encoder . . . . .	28
3.1.4	4G convolutional encoder . . . . .	29
3.1.5	WIFI convolutional encoder . . . . .	30
3.2	Convolutional encoder summary . . . . .	31
3.3	Lab setup . . . . .	31
3.4	General Encoder Module (GEM) . . . . .	32
3.5	Single-Loaded Encoder Module (SLEM) . . . . .	33
3.6	Results for the two systems . . . . .	34
3.6.1	Area occupied on the FPGA . . . . .	34
3.6.2	Memory needed . . . . .	36
3.6.3	Power estimation . . . . .	36
3.6.4	Time overhead . . . . .	37
3.6.5	PTF triangle . . . . .	37
3.7	Conclusion . . . . .	38
<b>4</b>	<b>SDR chain implementation</b>	<b>39</b>
4.1	Communication standards similarities . . . . .	39
4.2	Design and implementation of SDR chain using DPR . . . . .	40
4.3	General system . . . . .	43
4.4	Lab setup . . . . .	46
4.5	System results . . . . .	46
4.5.1	Area occupied on the FPGA . . . . .	47
4.5.2	Memory needed . . . . .	53
4.5.3	Power estimation . . . . .	53
4.5.4	Time overhead . . . . .	54
4.6	Conclusion . . . . .	54
<b>5</b>	<b>Conclusion and suggestion for future work</b>	<b>55</b>
5.1	Suggestion for future work . . . . .	56
	<b>List of Publications</b>	<b>57</b>
	<b>References</b>	<b>59</b>

<b>A Xilinx Design Flow</b>	<b>63</b>
A.1 Design Flow . . . . .	63
A.1.1 FPGA design flow . . . . .	63
A.1.2 ISE Suit for developing Xilinx FPGA . . . . .	64
A.1.3 Xilinx DPR Design Flow . . . . .	65
<b>Arabic Abstract</b>	<b>1</b>