

Ain Shams University Faculty of Engineering Electronics and Communications Department

Low Power Serial Link Equalizer

A thesis submitted in partial fulfillment of the requirements of the degree of Master of Science in Electrical Engineering

Ahmed Mohamed Ahmed Ismail
B.Sc. of Electrical Engineering
(Electronics and Communications Department)
Ain Shams University, 2008

Supervised by
Prof. Mohamed Amin Dessouky
Dr. Sameh Assem Ibrahim

Cairo 2014

EXAMINERS' COMMITTEE

Name:

Ahmed Mohamed Ahmed Ismail

Thesis:

Low Power Serial Link Equalizer

Degree:

Master of Science in Electrical Engineering

Title, Name and Affiliation

Signature

41. h. o. c.

Prof. Abdel Halim Mahmoud Shousha

Cairo University,

Faculty of Engineering,

Electronics and Communications Engineering Dept.

Prof. Emad Eldin Mahmoud Hegazi

Ain Shams University,

Faculty of Engineering,

Electronics and Communications Engineering Dept.

Prof. Mohamed Amin Ibrahim Dessouky

Ain Shams University,

Faculty of Engineering,

Electronics and Communications Engineering Dept.

M. Dessouly

Date: 20 / 10 / 2014

STATEMENT

This dissertation is submitted to Ain Shams University for

the degree of Master of Science in Electrical Engineering

(Electronics and Communications Engineering).

The work included in this thesis was carried out by the

author at the Electronics and Communications Engineering

Department, Faculty of Engineering, Ain Shams University,

Cairo, Egypt.

No part of this thesis was submitted for a degree or a

qualification at any other university or institution.

Name: Ahmed Mohamed Ahmed Ismail

Signature:

Date:

CURRICULUM VITAE

Name of Researcher : Ahmed Mohamed Ahmed Ismail

Date of Birth : 22/1/1986

Place of Birth : Egypt

First University Degree : B.Sc. in Electrical Engineering

Name of University : Ain Shams University

Date of Degree : June 2008

To My Family for their support and encouragement	

Faculty of Engineering – Ain Shams University Electronics and Communication Engineering Department

Thesis title: "Low Power Serial Link Equalizer"

Submitted by: Ahmed Mohamed Ahmed Ismail

Degree: Master of Science in Electrical Engineering.

Thesis Summary

High speed serial data links can be used in many data wire-line communication standards as they solve synchronization problems resulting from using parallel data buses.

This thesis studies equalization techniques for low-power high-speed serial data at the receiver side at a data-rate of 8Gb/s. Two types of equalizers are proposed, linear equalizer (CTLE) followed by non-linear equalizer (DFE).

The thesis is divided into six chapters including lists of contents, tables and figures as well as list of references and one appendix.

Chapter 1

It includes thesis introduction as well as definitions associated with high speed serial data links. This chapter states the reasons of using serial data links instead of the parallel ones, as well as the link components. This chapter ends with the thesis organization.

Chapter 2

This chapter contains a background for the channel parameters and the definition of BER. Introducing different types of equalization techniques of the high speed serial links in both transmitter and receiver sides. Previous work and state-of-the-art are also included.

Chapter 3

This chapter gives a brief description for the different equalization architectures in the receiver side including linear and non linear equalization with pros and cons. Previous work and state-of-the-art are also included.

Chapter 4

This chapter describes in details the system level of the proposed design, different architectures are demonstrated with their advantages and disadvantages. Complete analysis, design for each block are included.

Chapter 5

This chapter describes in details the block circuits' design for the proposed different architectures showing the simulation results of each block, the system level integration, and top-level simulations results.

<u>Chapter 6</u>
This chapter lists conclusions, summary and contributions of this work and offers some ideas for future work.

Supervisors:

Dr. Mohamed Amin Dessouky

Dr. Sameh Assem Ibrahim

Contents

Lis	st of	Tables	1
Lis	st of	Figures	2
Αc	know	vledgments	7
ΑŁ	ostrac	et	9
1.	1.1. 1.2.		11 11 12 13
2.	2.1. 2.2.	Channel	15 17 19 19 23
3.		Equalization Theory and State of the Art Overview Linear Equalizer 3.2.1. Passive CTLE 3.2.2. Active CTLE Non-Linear Equalizer 3.3.1. Architectures 3.3.2. DFE Summer 3.3.3. Prior Art 3.3.4. Architectures of Current Integrating DFE	27 27 27 27 29 34 34 38 42 45
4.		Proposed RX Equalization System Design Proposed 1-Tap Half-Rate Current-Integrating DFE	51 51 51 53
	19	Proposed Discrete Time Linear Equalizer DTLE	53

Contents

	4.3.	Proposal System Level of RX Equalization	59
5.	Circ	uit Implementation and Simulation Results	61
	5.1.	Channel Characterization	61
	5.2.	DFE Design	63
		5.2.1. Slicer Design	63
		5.2.2. Gm and Gmf Design	
		5.2.3. SR Latch Design	
		5.2.4. DFE simulation results	
	5.3.	DTLE Design	
		Complete System	
		Fabrication on UMC 130nm technology	
6.	Con	clusions and Future Work	83
		Future work	
Α.		endix Verilog-AMS Codes	85
Bil	bliogr	raphy	91

List of Tables

2.1.	Comparison between linear and non-linear equalizer	25
	Comparison of linear equalization methods in prior art	
	DFE performance summary and comparison with prior art DTLE performance summary and comparison with prior art	