

**Ain Shams University**  
**Faculty of Engineering**

**Electronics and Communication Engineering Department**

**A Compact Model for Nanoscale Transistors**

**A THESIS**

Submitted in Partial Fulfillment of the Requirements for the Degree of Master of Science  
in Electrical Engineering

By

**Ahmed Fathy Abo-Elhadeed Hassan**

B.Sc. in Electrical Engineering  
(Electronics and Communication Engineering)  
Ain Shams University - 2005

Supervised by:

**Prof. Dr. Hani Fikry Ragai**

Ain Shams University

**Prof. Dr. Wael Fikry Farouk**

Ain Shams University

**Dr. Tarek Mohammad Abdolkader**

Benha University

**Cairo, 2010**

# STATEMENT

This thesis is submitted to Ain Shams University in partial fulfillment of the requirements for the degree of Master of Science in Electrical Engineering.

The work included in the thesis was carried out by the author at the Electronics and Communication Engineering Department, Faculty of Engineering, Ain Shams University, Cairo, Egypt.

No part of this thesis has been submitted for a degree or a qualification at any other university or institute.

**Name: Ahmed Fathy Abo-Elhadeed Hassan**

**Signature:**

**Date:**

# CURRICULUM VITAE

<b>Name of Researcher</b>	Ahmed Fathy Abo-Elhadeed Hassan
<b>Date of Birth</b>	11/05/1983
<b>Place of Birth</b>	Cairo
<b>First University Degree</b>	B.Sc. in Electrical Engineering
<b>Name of University</b>	Ain Shams University
<b>Date of Degree</b>	June 2005

# ABSTRACT

*Ahmed Fathy Abo-Elhadeed Hassan, “A Compact Model for Nanoscale Transistors”,  
Master of Science dissertation, Ain Shams University, 2009.*

Down-scaling of MOS devices is continuously attempted aiming to achieve faster circuit speed, smaller area, and lower power dissipation. Multi-gate MOSFET is one of the most promising semiconductor devices that was proven to be the best choice for future ICs, so, it has become an intense subject of scientific research.

This thesis addresses the different multi-gate structures and the recent compact models of the double gate structure. In this work, we study the physical effects of multi-gate MOSFETs. Moreover we review the different compact models of double-gate MOSFETs (Taur, Ortiz, Hu and Common Symmetric Multi-Gate models) stressing the advantages and disadvantages of each model. Finally, we introduce a new model based on Hu's model. Our new model introduces by a simple way modifying the energy states quantization effect without the need to solve Schrödinger's equation. In addition, we present how to include the velocity saturation, channel length and drain induced barrier lowering effects. These effects represent the most important short channel effects. Furthermore, we show an extraction flow to extract our proposed model parameters. We use the Nanomos device simulator results as a reference to apply our extraction flow. Finally, we validate the model continuity and compare its results with Hu's model.

**Key Words:** double gate MOSFETS, compact models, quantum confinement effect, short channel effects

# ACKNOWLEDGMENT

I would like first to thank my supervisors Prof. Dr. Hani Fikry Ragai, Prof. Dr. Wael Fikry Farouk and Dr. Tarek Mohammad Abdolkader for their continuous guidance, encouragement, help and patience. I learnt so many valuable things from them.

I would be ungrateful if I fail to express my sincere gratitude and appreciation to Prof. Dr. Wael Fikry Farouk for all what he has given to me from his noteworthy experience and knowledge. I always like to consult him in all my life subjects as I consider him like my father not only my teacher. He is my role model who affects deeply my personality. I wish that I could follow his footsteps to be such great person.

I would like also to thank my uncle Mahmoud Abdolrahim for his great support to me through my whole life. I would like to thank him for his continuous encouragement and sincere care. He treats me like a son; He always guides and helps me to solve any problems I face.

I would like to thank my dear friend Yasser Sabry for his cooperation and help during this work. His discussions were very great and helped me to finish my work.

Finally I would like to thank my father, mother, sister and wife for their constant encouragement and support throughout the years. Their confidence in my abilities and their encouragement has really helped me get through all the difficulties I encountered during this work.

# Table of Contents

<b>List of Figures</b> .....	vii
<b>List of Tables</b> .....	x
<b>List of Symbols</b> .....	xi
<b>Introduction</b> .....	<b>1</b>
<b>Chapter 1: Literature Review</b> .....	<b>2</b>
1.1 Introduction.....	2
1.2 MOSFET scaling challenges.....	3
1.3 Multi Gate MOSFETs.....	9
1.3.1 Single Gate SOI MOSFETs .....	9
1.3.2 Double-gate MOSFETs .....	12
1.3.3 Other Multi-gate MOSFET Structures.....	12
1.4 Gate Geometry and Electrostatic Integrity .....	13
1.5 Quantum effects in double-gate MOSFETs.....	21
1.5.1 Quantum confinement.....	21
1.5.2 Volume inversion.....	23
1.6 Conclusion .....	25
<b>Chapter 2: Double-Gate Compact Models</b> .....	<b>26</b>
2.1 Introduction.....	26
2.2 Compact Models .....	27
2.3 Double-gate compact models.....	29
2.3.1 Taur Model.....	29
2.3.2 Ortiz Model .....	33
2.3.3 Hu Model .....	40
2.3.4 Common Symmetric Multi-Gate Model.....	45
2.4 Device Simulation.....	47
2.4.1 Advantages of Device Simulation .....	48
2.4.2 The Basic Elements of Device Simulation .....	48
<b>Chapter 3: Compact Model for Undoped Symmetric Double Gate</b> .....	<b>51</b>
3.1 Introduction.....	51
3.2 Proposed DC Model.....	51
3.3 Parameter Extraction.....	55
3.4 Model validation .....	62
3.4.1 Model results.....	63
3.4.2 Model performance .....	76
<b>Conclusions and Future Work</b> .....	<b>83</b>
<b>References</b> .....	<b>84</b>

# List of Figures

<b>Figure 1. 1</b> Moore's Law in microprocessors. ....	2
<b>Figure 1. 2</b> The depletion-layer charge distribution for bulk MOSFET .....	3
<b>Figure 1. 3</b> Surface potential in the channel for devices with different channel lengths and biases [3]. ....	4
<b>Figure 1. 4</b> Magnitude of carrier velocity in the inversion layer versus magnitude of longitudinal component of electric field. ....	5
<b>Figure 1. 5</b> (a) Experimental drain characteristics for a short channel MOSFET ( $L_{\text{eff}} = 2.7 \mu\text{m}$ ), (b) Characteristics calculated from long-channel theory [4]. ....	5
<b>Figure 1. 6</b> Gate oxide thickness (nm) versus technology node (nm) [5]. ....	6
<b>Figure 1. 7</b> Energy band diagrams illustrating (a) FNT and (b) DT. ....	7
<b>Figure 1. 8</b> Measured (dots) and simulated (solid lines) tunneling currents in thin-oxide polysilicon-gate MOS devices. The dashed line indicates a tunneling current level of $1\text{A}/\text{cm}^2$ [8]. ....	7
<b>Figure 1. 9</b> Graph showing the dielectric constants (and variations) of different high-k gate material candidates as reported in the literature [11]. ....	8
<b>Figure 1. 10</b> Cross-section of bulk and SOI MOS devices. ....	9
<b>Figure 1. 11</b> Kink effect in the output characteristics of a PD-SOI MOSFET in deep saturation. ....	11
<b>Figure 1. 12</b> Drain current drain voltage of the SOI NMOS device with a front gate oxide of 7nm, a thin film of 80nm, a buried oxide of 400nm, a channel length of $0.2 \mu\text{m}$ and a channel width of $9.5 \mu\text{m}$ , considering the energy transport and the lattice temperature [4]. ....	11
<b>Figure 1. 13</b> Examples of double-gate MOSFET structure: A: DELTA MOSFET; B: FinFET. ....	12
<b>Figure 1. 14</b> Triple-gate (tri-gate) MOSFET. ....	13
<b>Figure 1. 15</b> The effect of electric field lines from source and drain on the channel region in different types of MOSFETs: A: Bulk MOSFET; B: Fully depleted SOI MOSFET; C: Fully depleted SOI MOSFET with thin buried oxide and ground plane; D: Double gate MOSFET [31]. ....	14
<b>Figure 1. 16</b> Electrostatic Integrity in A: bulk, B: fully depleted SOI and C: double-gate MOSFETs [31]. ....	15
<b>Figure 1. 17</b> Typical drain-induced barrier lowering in bulk, fully depleted SOI and double-gate MOSFETS calculated by MASTAR [34]. ....	16
<b>Figure 1. 18</b> Evolution of gate length predicted by the 2005 ITRS for high-performance (HP), low operating power (LOP), and low standby power (LSTP) digital circuits [31].	17
<b>Figure 1. 19</b> Simulated threshold voltage roll-off for double-gate MOSFET with $t_{\text{ox}}=1.5\text{nm}$ and $1\text{nm}$ . The silicon channels are undoped [35]. ....	18
<b>Figure 1. 20</b> Simulated DIBL for undoped double-gate MOSFET with $t_{\text{ox}}=1.5\text{nm}$ and $1\text{nm}$ [35]. ....	18
<b>Figure 1. 21</b> The subthreshold swing at different effective channel lengths for both bulk and .....	19
<b>Figure 1. 22</b> Average values of the electric field and carrier mobility versus gate voltage for 3 nm thick transistor (DG and SG modes) [36]. ....	20

<b>Figure 1. 23</b> Schematic illustrating band-to-band tunneling in a reverse biased p-n junction .....	20
<b>Figure 1. 24</b> Double-gate MOSFET.....	21
<b>Figure 1. 25</b> Energy band diagram in the transverse direction of DG MOSFET of Fig. 1.24.....	22
<b>Figure 1. 26</b> Energy gap widening and the splitting of the conduction band into subbands due to carrier confinement. ....	22
<b>Figure 1. 27</b> Threshed voltage dependence on silicon layer thickness [38]. ....	23
<b>Figure 1. 28</b> Electron concentration profile in double-gate MOSFETs with different silicon film thickness values [41]. ....	24
<b>Figure 1. 29</b> Electron mobility in a double-gate transistor versus the silicon film thickness.....	24
<b>Figure 2. 1</b> Step-by-step guide for developing a Compact Model [43]. ....	28
<b>Figure 2. 2</b> (a) Schematic diagram of a DG MOSFET. $V(y)$ is the quasi-Fermi potential at a point in the channel. $\beta$ is a function of $V$ . (b) Band diagram along a vertical cut (AA) in (a). The potential $(x; y)$ is defined as the intrinsic Si (midgap) level referenced to the Fermi level of the $n^+$ source as shown (so that $n = n_i$ where $\psi = 0$ ).....	30
<b>Figure 2. 3</b> $I_{ds} - V_{ds}$ curves calculated from the analytic model (solid curves), compared with the 2-D numerical simulation results (open circles). ....	33
<b>Figure 2. 4</b> Undoped-body symmetric DG n-MOSFET channel potential within the channel thickness, at two gate voltage biases, (top) below threshold, and (bottom) above threshold.....	36
<b>Figure 2. 5</b> Surface potential, $\psi_s$ , (continuous lines) and potential extremum (at the center of the channel), $\psi_0$ , (broken lines) versus gate voltage. ....	37
<b>Figure 2. 6</b> The basic elements of semiconductor device simulation. ....	50
<b>Figure 3. 1</b> Schematic structure of a symmetric DG n-MOSFET.....	52
<b>Figure 3. 2</b> Devices used in the extraction flow.....	56
<b>Figure 3. 3</b> $I_{ds}$ versus $V_{gs}$ at low $V_{ds}$ . ....	57
<b>Figure 3. 4</b> $I_{ds}$ versus $V_{ds}$ at different $V_{gs}$ .....	58
<b>Figure 3. 5</b> Threshold voltage versus length at low $V_{ds}$ for the largest silicon thickness. ....	58
<b>Figure 3. 6</b> Threshold voltage versus length at high $V_{ds}$ for the largest silicon thickness. ....	59
<b>Figure 3. 7</b> Threshold voltage versus silicon thickness .....	60
<b>Figure 3. 8</b> The proposed parameter extraction flow.....	61
<b>Figure 3. 9</b> $I_{ds}$ versus $V_{gs}$ at low $V_{ds}$ for the device ( $L=50$ nm, $t_{si}=5$ nm). ....	64
<b>Figure 3. 10</b> $I_{ds}$ versus $V_{ds}$ at different $V_{gs}$ for the device ( $L=50$ nm, $t_{si}=5$ nm). ....	65
<b>Figure 3. 11</b> Threshold voltage versus length at low $V_{ds}$ for $t_{si}=5$ nm. ....	66
<b>Figure 3. 12</b> Threshold voltage versus length at high $V_{ds}$ for $t_{si}=5$ nm. ....	67
<b>Figure 3. 13</b> Threshold voltage versus silicon thickness .....	68



<b>Figure 3. 14</b> Threshold voltage versus silicon thickness .....	69
<b>Figure 3. 15</b> Threshold voltage versus silicon thickness .....	70
<b>Figure 3. 16</b> Threshold voltage versus silicon thickness .....	71
<b>Figure 3. 17</b> Threshold voltage versus length at low $V_{ds}$ for $t_{si}=1.5$ nm. ....	72
<b>Figure 3. 18</b> Threshold voltage versus length at high $V_{ds}$ for $t_{si}=1.5$ nm. ....	72
<b>Figure 3. 19</b> $I_{ds}$ versus $V_{ds}$ at different $V_{gs}$ for the device ( $L=15$ nm, $t_{si}=1.5$ nm). ....	73
<b>Figure 3. 20</b> $I_{ds}$ versus $V_{gs}$ at different $V_{ds}$ for the device ( $L=15$ nm, $t_{si}=1.5$ nm). ....	74
<b>Figure 3. 21</b> $I_{ds}$ versus $V_{ds}$ at different $V_{gs}$ for the device ( $L=30$ nm, $t_{si}=3$ nm). ....	75
<b>Figure 3. 22</b> $I_{ds}$ versus $V_{gs}$ at different $V_{ds}$ for the device ( $L=30$ nm, $t_{si}=3$ nm). ....	76
<b>Figure 3. 23</b> $G_{ds}$ versus $V_{ds}$ at different $V_{gs}$ for the device ( $L=50$ nm, $t_{si}=5$ nm). ....	77
<b>Figure 3. 24</b> $G_{ds}$ versus $V_{ds}$ at different $V_{gs}$ for the device ( $L=15$ nm, $t_{si}=1.5$ nm). ....	78
<b>Figure 3. 25</b> $G_m$ versus $V_{gs}$ at different $V_{ds}$ for the device ( $L=50$ nm, $t_{si}=5$ nm). ....	78
<b>Figure 3. 26</b> $G_m$ versus $V_{gs}$ at different $V_{ds}$ for the device ( $L=15$ nm, $t_{si}=1.5$ nm). ....	79
<b>Figure 3. 27</b> $I_{ds}$ versus $V_{ds}$ at different $V_{gs}$ for the device ( $L=50$ nm, $t_{si}=5$ nm). ....	80
<b>Figure 3. 28</b> Threshold voltage versus length at low $V_{ds}$ for $t_{si}=5$ nm .....	81
<b>Figure 3. 29</b> Threshold voltage versus length at high $V_{ds}$ for $t_{si}=5$ nm. ....	81
<b>Figure 3. 30</b> Threshold voltage versus silicon thickness at high $V_{ds}$ for $L=50$ nm. ....	82

# List of Tables

<b>Table 3. 1</b>	The list of the global parameters with its default and extracted values.....	68
<b>Table 3. 2</b>	The values of the local parameters for different devices.....	76

# List of Symbols

$A^*$	Suggested model parameter
$\alpha$	Interaction factor representing the charge coupling between the two gates
$\alpha_1$	Suggested model parameter
$\alpha_2$	Suggested model parameter
beta	User specified quantity for Nanomos device simulator
$\beta$	Constant of x direction
$\beta_d$	$\beta$ at the drain
$\beta_s$	$\beta$ at the source
$C_{ox}$	Oxide capacitance per unit area
$C_{ox}$	The oxide capacitance
$D_1$	Suggested model parameter
$D_2$	Suggested model parameter
$\Delta V_{th}$	Threshold voltage shift
$\Delta\phi_i$	The work function difference
$E$	Electric field
$E_s$	Surface electric field
$E_{c0}$	The original conduction band minimum of bulk silicon
$E_{//}$	The electric field in the transport direction
EI	Electrostatic Integrity (EI) factor
$\epsilon_{si}$	Permittivity of silicon
$\epsilon_{ox}$	Oxide permittivity
f	Dimensionless correction factor for Hu's model
$\hbar$	The reduced Planck constant
k	Boltzman's constant
$L_{el}$	Electrical channel length
L	The effective channel length
$\ell$	The characteristic length
$\lambda t_{box}$	Depth in the buried oxide
mu_low	User specified quantity for Nanomos device simulator
$m^*$	The electron effective mass
$\mu$	Effective mobility
$\mu_o$	Model parameter which presents the value low field mobility
$n_0$	Mobile electrons concentration at the center of silicon film
n	Mobile electrons concentration

$n_i$	Intrinsic carrier density
$N_D^+$	Ionized donors concentration
$N_A^-$	Ionized acceptors concentration
$\Psi$	Electrostatic potential
$\Psi_0$	Potential at the center of the silicon film
$\Psi_{SL}$	The surface potential at the drain
$\Psi_{S0}$	The surface potential at the source
$\Psi_{oL}$	The potential at the center of the silicon film at the drain
$\Psi_{o0}$	The potential at the center of the silicon film at the source
$\Psi_s$	The surface potential
$p$	Mobile holes concentration
$\rho(x)$	Charge density
$P_{10}$	The zero-order term of the parameter
$P_{IL}$	The length dependence parameter
$P_{IT}$	The silicon thickness dependence parameter
$q_{in}$	Normalized inversion charge
$q_s$	Normalized source inversion charge
$q_d$	Normalized drain inversion charge
$q$	Electron charge
$Q_{in}$	Inversion charge
$r$	Smoothing parameter
$SC_1$	Suggested model parameter
$\sigma_1$	Dimensionless factor which considers the drain induced barrier lowering
$\sigma_2$	Dimensionless factor which considers the short channel length
$T$	Temperature
$t_{ox}$	Oxide thickness
$t_{dep}$	Penetration depth of the gate field in the channel region
$t_{si}$	Silicon film thickness
$vel\_sat$	User specified quantity for Nanomos device simulator
$V_{ds}$	Drain-to-source voltage
$V_{bi}$	Source or drain built-in potential
$V$	Electron quasi-Fermi potential
$V_g$	Gate voltage
$V_s$	Source voltage
$V_d$	Drain voltage
$V_{gs}$	Gate-to-source voltage

$V_{fb}$	Flat-band voltage
$V_{GF}$	The difference between the gate-to-source voltage and the flat-band voltage
$v_{ch}$	Normalized channel voltage
$v_g$	Normalized gate voltage
$v_d$	Normalized drain voltage
$v_{bi}$	Normalized built-in voltage
$v_{sat}$	A model parameter which presents the value of velocity saturation
$v_{deff}$	the effective drain voltage
$w$	Channel width
$W_0()$	The usual short-hand notation used for the principal branch of the “Lambert-W” function
$x_j$	Junction depth
$X_{dep}$	The depletion width in the substrate

# Introduction

Multi-gate MOSFET is one of the most promising semiconductor devices that was proven to be the best choice for future ICs, so, it has become an intensive subject of scientific research.

This thesis aims to study the different multi-gate structures and the recent compact models of the double gate structure. In this work, a new compact model for the undoped symmetric double gate is introduced. This model includes the most important short channel effects and the quantum confinement effect. Furthermore, an extraction flow for the model parameters is suggested.

The thesis consists of three chapters, list of contents, figures as well as a list of references.

## Chapter 1

In this chapter, an overview of the bulk MOSFET scaling challenges and the different multi-gate structures are presented. Moreover, the behavior of the multi-gate structures against the short channel effects is explained. In addition, the major advantages of the double-gate MOSFET over the bulk MOSFET are explained. Finally, the most important quantum mechanical effects encountered in double-gate MOSFETs are illustrated.

## Chapter 2

In this chapter, the compact modeling concept is reviewed. Moreover, the most famous symmetric double-gate compact models (Taur, Ortiz, Hu and Common Symmetric Multi-Gate models) are presented stressing the advantages and disadvantages of each model. Finally, a brief overview on the device simulation and its advantages is given.

## Chapter 3

In this chapter a new model based on Hu's model is proposed. Our new model is based on modifying the energy states quantization effect without the need to solve Schrödinger's equation. In addition, we present how to include the velocity saturation, channel length and drain induced barrier lowering effects. These effects represent the most important short channel effects. Furthermore, we show an extraction flow to extract our proposed model parameters. We use the Nanomos device simulator results as a reference to apply our extraction flow. Finally, we validate the model continuity and compare its results with Hu's model.


Finally, the thesis ends by extracting conclusions and stating future work that might be done based on this work.

# CHAPTER 1

## Literature Review

### 1.1 Introduction

Silicon-based microelectronic devices have revolutionized our world in the past five decades. The need for higher computing power at cheaper cost has fueled incessant the CMOS scaling. It all started with the invention of integrated circuits in late 1950's that revealed the possibility of using transistors in almost all kinds of electronic circuits. The next major breakthrough came with the demonstration of the first metal-oxide semiconductor field-effect transistor (MOSFET) in 1960 by Kahng and Atalla which would enable cost-effective integration of large number of transistors with interconnections on a single silicon chip. Five years later, Gordon Moore published his famous paper describing the evolution of transistor density in integrated circuits. He predicted that the number of transistors per chip would quadruple every three years [1]. This prediction became well known as Moore's law and has been remarkably followed by semiconductor industry for the last forty years. Fig. 1.1 shows the Moore's Law with regard to the number of transistors in Intel's microprocessors. A modern day microprocessor has about a billion transistors.



**Figure 1. 1** Moore's Law in microprocessors.

Over the past three decades, by reducing transistor gate lengths with each new generation of manufacturing technology, steady improvements in circuit performance (speed) and cost per function have been achieved. However, continued transistor scaling will not be as straightforward in the future as it has been in the past because fundamental materials and process limits are rapidly being approached. For all practical purposes, it