

Ain Shams University

Faculty of Engineering

Electronics and Communications Engineering Department

DESIGN AND IMPLEMENTATION OF LDPC FOR DVB-S2

A Thesis

Submitted in partial fulfillment for the requirements of the degree of Master of Science in Electrical Engineering

(Electronics and Communications Engineering)

Submitted By

Hend Ahmed Orabi

B. Sc. Electronics & Communications Engineering

Supervised By

Prof. Dr. Abdelhalim Zekry

Electronics and Communications Engineering Department, Faculty of Engineering, Ain Shams University

Dr. Gehan Gomaa

Electronics and Communications Engineering Department, Faculty of Engineering, Ain Shams University

Cairo 2014

Judgment Committee

Hend Ahmed Orabi Mohamed

Name:

Thesis: Design and implementation of LDPC for DVB-S2

Degree: Master of Science in Electrical Engineering

Title, Name and Affiliation

Signature

Prof. Dr. Talaat Abdel Latief El Garf

(Professor in Higher Technological Institute in tenth of ramadan)

Prof. Dr. Wagdy Refaat Anis

(Professor in Ain-shams University, Faculty of Engineering ,Electronics and Communications Department)

Prof. Dr. Abdelhalim Abdelnaby Zekry
(Professor in Ain-shams University, Faculty of Engineering ,Electronics and Communications Department)

Date: / /

First and last, there are no words that can express my deep thanks to Allah. Thank you very much.

ACKNOWLEDGMENT

My sincere and deep thanks to my beloved father, mother, and my husband Eng. Hany Raafat for their continuous support, guidance and encouragement.

My deepest gratitude and appreciation to my thesis advisors Prof. Dr. Abdelhalim Zekry for his continuous guidance, encouragement and support throughout my work and in the paper writing. I am truly indebted and thankful for his great efforts that helped me to bring this thesis to fruition.

Especial gratitude to my friends Eng. Moshera, Eng. Amera, Eng. Allam Shihata, Eng. Amin Al-Said, Eng. Ahmed Abd Elrahman and Eng. Mohamed Hawary for their technical support and encouragement. Many thanks to all friends and colleagues in Thebes Academy.



Ain Shams University

Faculty of Engineering

Electronics and Communications Engineering Department

STATEMENT

This dissertation is submitted to Ain Shams University in partial fulfillment of the degree of Master of Science in Electrical Engineering (Electronics and Communications Engineering).

The work included in thesis was carried out by the author at the laboratories of the department of Engineering and Scientific Instrument, Nuclear Research Center, Atomic Energy Authority.

No part of this thesis has been submitted for a degree or qualification at any other university or institute.

Name : Hend Ahmed Orabi

Signature:

Date :



Ain Shams University

Faculty of Engineering

Electronics and Communications Engineering Department

Curriculum Vitae

Name of Researcher : Hend Ahmed Orabi Mohamed

Date of Birth : 14-3-1988

Place of Birth : Egypt

Nationality : Egyptian

First University Degree : B.Sc in

Electronics and Communication Engineering,

Thebes Higher Institute for Engineering

Certification Date : May 2009

ABSTRACT

The Low-Density Parity-Check (LDPC) codes are gaining high attention in Channel Coding field these days. LDPC codes are the best forward error correcting codes which achieve very good performance close to the Shannon limit. This advantage makes these codes to be used for real implementation for some applications such as DVB-S2 which is a satellite broadcasting standard that needs high performing codes as it is sensitive to time.

In this thesis, we focus our research on the iterative decoding algorithms for LDPC codes. First, we study the algorithm of hard-decision decoding and its modified versions which reduce the bit error rate with less complexity. Second, we study the performance of the soft-decision decoding algorithm. The Sum-Product Algorithm (SPA) is an example of soft decision algorithm that gives superior performance among all other algorithms but with more complexity than hard-decision algorithms.

However, one of the main problems facing usage of these codes in communication systems is the high complexity decoding algorithms that results in high decoding delay. Such delay is not acceptable in some applications that depend on time such as video transmission. So, the third type of algorithms, studied in this thesis, is the hybrid-decision decoding algorithm. This algorithm provides a trade off performance and complexity between those of the soft and hard decision algorithms when they are compared with each other. Two-stage Hybrid decision decoding algorithm introduces better performance than hard decision and less complexity and delay than SPA.

This thesis presents MATLAB simulation results where the performance of the three decoding algorithms (hard, soft, hybrid) is measured by the bit error rate versus the signal-to-noise ratio for additive white Gaussian noise channel (AWGN). Also in this thesis, hardware implementation technique for the three algorithms using VHDL language is presented. The resource utilization and delay time is compared between them.

SUMMARY

This thesis presents the design and implementation of LDPC for DVB-S2 using MATLAB and VHDL respectively. The rest of the thesis is organized as follow:

<u>Chapter one:</u> This chapter contains an introduction to the digital video broadcasting (DVB) systems with a brief review on the error correcting codes and their types. Finally, this chapter introduces an overview about VHDL language that can be used to implement LDPC.

<u>Chapter two:</u> This chapter shows the design of LDPC encoder with MATLAB simulation. Also, the chapter contains the design of LDPC decoders with comparison between all decoding algorithms using MATLAB simulation (compared to the uncoded system that contains modulation block only). Finally, the discussion of using LDPC codes for DVB-S2 (second generation of Digital video broadcasting for satellite) is presented.

<u>Chapter three:</u> This chapter presents the implementation of modulation and demodulation blocks using VHDL language. Also, the chapter contains the implementation of LDPC encoder and some types of decoder using Xilinx program where the comparison between three decoding types is presented at the end of the chapter.

Finally, Conclusion and future work are presented in Chapter 4 where the main points summarizing the thesis are shown. References are presented at the end of the thesis.

Table of Contents

List of Fi	gures1V
	ablesVII
	bbreviationsIX
	mbolsX
Contribu	tionXII
<u>Chapter</u>	1: Introduction 1
1.1 D	igital Communication system1
1.2 D	igital broadcasting systems
	Data rate for digital broadcasting systems and mobile nunication
1.3 C	oncept of error control coding and Shannon bound
1.3.1	Channel coding techniques
1.4 V	HDL language11
Chapter 2	2: Low-Density Parity-Check (LDPC) codes 12
2.1 In	troduction
2.2 H	istorical background13
2.3 In	troduction to LDPC
2.4 D	escription of LDPC codes
2.5 C	onstruction of H-matrix15
2.5.1	Regular LDPC codes
2.5.2	Irregular LDPC codes
2.6 E	ncoding of LDPC codes15
2.7 Ta	anner graph17
2.7.1	Tanner graph for LDPC codes
2.8 T	ypes of decoding20
2.8.1	Soft decoding

	2.8.2	Hard decoding	20
	2.9 De	coding of LDPC code	21
	2.9.1	Hard-decision algorithms	22
	2.9.1	.1 Bit Flipping Algorithm	22
	2.9.1	.2 Weighted BF decoding	26
	2.9.1	.3 Modified Weighted BF decoding	30
	2.9.1	.4 Reliability ratio based weighted bit flipping decoding	33
	2.9.2	Soft-decision algorithm	38
	2.9.2	.1 Sum Product Algorithm	38
	2.9	.2.1.1 Initialization step	40
	2.9	.2.1.2 Horizontal step	40
	2.9	.2.1.3 Vertical step	41
	2.9.3	Two-stage Hybrid algorithm	44
	•		
	2.10 Des	sign of LDPC for DVB-S2	47
(sign of LDPC for DVB-S2 : Hardware Implementation of LDPC using VHDL	
<u>(</u>	Chapter 3		<u> 49</u>
<u>(</u>	Chapter 3 3.1 Into	: Hardware Implementation of LDPC using VHDL	 49 49
<u>(</u>	3.1 Into	Hardware Implementation of LDPC using VHDL	49 49
<u>(</u>	3.1 Into 3.2 Into 3.2.1	roduction to VHDL language	49 49 49 50
<u>(</u>	3.1 Intr 3.2 Intr 3.2.1 3.2.2	Hardware Implementation of LDPC using VHDL roduction roduction to VHDL language Historical background	49 49 50 50
<u>(</u>	3.1 Intr 3.2 Intr 3.2.1 3.2.2 3.2.2	Hardware Implementation of LDPC using VHDL roduction roduction to VHDL language Historical background Code structure of VHDL	49 49 50 50
	3.1 Into 3.2.1 3.2.2 3.2.2 3.2.2	Hardware Implementation of LDPC using VHDL roduction roduction to VHDL language	49 49 50 50 51
<u>(</u>	3.1 Intr 3.2 Intr 3.2.1 3.2.2 3.2.2 3.2.2 3.2.2 3.2.2	Hardware Implementation of LDPC using VHDL roduction roduction to VHDL language Historical background Code structure of VHDL	49 50 50 51
<u>(</u>	3.1 Intr 3.2 Intr 3.2.1 3.2.2 3.2.2 3.2.2 3.2.2 3.2.2	Hardware Implementation of LDPC using VHDL roduction	49 49 50 50 51 51
<u>(</u>	3.1 Into 3.2.1 3.2.2 3.2.2 3.2.2 3.2.3 3.2.4	Hardware Implementation of LDPC using VHDL roduction roduction to VHDL language Historical background Code structure of VHDL	49 50 50 51 51 52
<u>(</u>	3.1 Into 3.2.1 3.2.2 3.2.2 3.2.2 3.2.3 3.2.4	Hardware Implementation of LDPC using VHDL	49 49 50 50 51 51 52 53

3.3.3	Simulation result	55
3.3.4	Resource utilization	56
3.4 In	nplementation of Demodulation	57
3.4.1	Definition of Demodulation	57
3.4.2	Demodulation code in VHDL	57
3.4.3	Simulation Result	57
3.4.4	Resource utilization	58
3.4.5	RTL schematic	59
3.5 In	nplementation of LDPC encoder	62
3.6 In	nplementation of LDPC decoder	63
3.6.1	Bit Flipping Algorithm	63
3.6.2	Sum Product Algorithm	66
3.6.3	Two-Stage Hybrid Decoding	76
Chapter 4	4: Conclusion and Future work	83
4.1 Co	onclusion	83
4.2 Fu	ıture work	84
Reference	es	85

List of Figures

Fig. 1.1, Block diagram of a communication system	. 2
Fig. 1.2, The Shannon bound: Spectral efficiency vs. Eb/No for AWGN channels	7
Fig. 1.3, Classifications of some of error control coding techniques	
Fig 1.4, Block code	
Fig. 1.5, Systematic form of a codeword of a block code	. 9
Fig. 1.6, The convolutional encoder for (2, 1, 3) code	10
Fig. 1.7, State diagram for the convolutional code (2, 1, 3)	10
Fig. 2.1, Effect of increasing code length on the performance	14
Fig. 2.2, Factor graph	17
Fig. 2.3, Tanner graph with cycle of length 4	18
Fig. 2.4, Tree (acyclic) graph	18
Fig. 2.5, Bipartite graph	19
Fig. 2.6, Tanner graph corresponding to the above H- matrix	20
Fig. 2.7, Comparison between uncoded transmission signal and the coded one using BF algorithm at increasing number of iterations	24
Fig. 2.8, Flow chart of BF algorithm	
Fig. 2.9, Comparison between two types of decoding algorithms BF and	
WBF at the same number of iterations 10	28
Fig. 2.10, Flow chart of WBF algorithm	29
Fig. 2.11, Effect of weighting factor on the BER in MWBF algorithm	31
Fig. 2.12, Comparison between two types of decoding algorithms WBF and MWBF at the same number of iterations 10	31
Fig. 2.13, Flow chart of MWBF algorithm	
Fig. 2.14, Effect of increasing iteration number on the performance of RR-WBF algorithm.	
Fig. 2.15, Effect of increasing iteration number on the BER of RR-WBF at constant SNR (5dB)	36

Fig. 2.16, Flow chart of RR-WBF algorithm	. 37
Fig. 2.17, Comparison between different types of bit-flipping algorithms at the same number of iterations (10)	. 38
Fig. 2.18, Tanner graph linking symbol node and parity check node	
Fig. 2.19, Effect of increasing iteration number on the performance of	
SPA algorithm.	. 42
Fig. 2.20, Flow chart of SPA algorithm	. 43
Fig. 2.21, Two-stage hybrid decoding algorithm for 10 iterations	. 45
Fig. 2.22, Flow chart of Two-stage Hybrid algorithm	. 46
Fig. 2.23, Block diagram of the DVB-S2 system	. 47
Fig. 2.24, Format of data before bit interleaving	. 48
Fig. 3.1, Constellation diagram of BPSK	. 53
Fig. 3.2, VHDL Simulation result for the BPSK	. 55
Fig. 3.3, VHDL test bench result for the BPSK at different time	. 56
Fig. 3.4, VHDL test bench result for the BPSK at different time	. 56
Fig. 3.5, VHDL Simulation result for demodulation of BPSK	. 58
Fig. 3.6, VHDL test bench result for demodulation for all possible input bits	. 58
Fig. 3.7, VHDL test bench result for demodulation for all possible input numbers	. 58
Fig. 3.8, RTL schematic of demodulation	
Fig. 3.9, Schematic form of demodulation that implemented in LUT	
Fig. 3.10, Equation of demodulation that implemented in LUT	
Fig. 3.11, Truth table of demodulation that implemented in LUT	. 61
Fig. 3.12, Karnaugh map of demodulation that implemented in LUT	. 61
Fig. 3.13, VHDL Simulation result for LDPC encoder	. 62
Fig. 3.14, VHDL Simulation result for the BF with the corrected codewords without iteration	. 63
Fig. 3.15, VHDL Simulation result for the BF when four outputs are	. 55
corrected from the first iteration	. 64

Fig. 3.16, VHDL Simulation result for the BF when eight outputs are not corrected from the first iteration	65
Fig. 3.17, VHDL Simulation result for the BF when eight outputs are corrected from the second iteration	65
Fig. 3.18, VHDL Simulation result for SPA with four corrected codewords from the first iteration (syndrome equal '00')	69
Fig. 3.19, VHDL simulation result for the SPA when the four outputs are not corrected from the first iteration (syndrome equal '10')	70
Fig. 3.20, VHDL simulation result for the SPA when two outputs are corrected from the first iteration and the other two outputs still corrupted (syndrome equal '10')	70
Fig. 3.21, VHDL simulation result for the SPA when the two outputs are corrected from the second iteration (syndrome equal '10')	71
Fig. 3.22, VHDL simulation result for the SPA when the four outputs are not corrected from the first iteration (syndrome equal '01')	72
Fig. 3.23, VHDL simulation result for the SPA when two outputs are corrected from the first iteration and the other two outputs still corrupted (syndrome equal '01')	72
Fig. 3.24, VHDL simulation result for the SPA when the two outputs are corrected from the second iteration (syndrome equal '01')	73
Fig. 3.25, VHDL simulation result for the SPA when the four outputs are not corrected from the first iteration (syndrome equal '11')	74
Fig. 3.26, VHDL simulation result for the SPA when two outputs are corrected from the first iteration and the other two outputs still corrupted (syndrome equal '11')	74
Fig. 3.27, VHDL simulation result for the SPA when the two outputs are corrected from the second iteration (syndrome equal '11')	75
Fig. 3.28, VHDL simulation result for the SPA with three different input vectors with the same sign	75
Fig. 3.29, VHDL Simulation result for SPA in the first iteration	78
Fig. 3.30, VHDL Simulation result for SPA in the second iteration	78
Fig. 3.31. VHDL Simulation result for SPA in the third iteration	79

Fig.	22, VHDL Simulation result for BF in the first iteration	0
Fig.	33, VHDL Simulation result for BF in the second iteration 80	0
Fig.	4, VHDL Simulation result for BF in the third iteration	0
Fig.	5, VHDL Simulation result for the Two-stage Hybrid	1

List of Tables

Table 2.1, Coding parameters	. 48
Table 3.1, Conversion from bits to signed and unsigned number	. 54
Table 3.2, All possible codewords and their syndrome and decoded	
vectors in one iteration	. 66
Table 3.3, The probability f_j^x in each interval	. 67
Table 3.4, Comparison between the complexity and performance of the	
three algorithms	. 82