

Ain Shams University Faculty of Engineering

Department of Electronics and Communications Engineering

Design and Implementation of RF CMOS Power Amplifiers for Bluetooth

By

Eng.: Aida Ahmed Fouad El-sabban

M. Sc. Electronics and Communications Engineering 1994B. Sc. Electronics and Communications Engineering 1986

A Thesis

Submitted in partial fulfillment of the requirement for the degree of Ph. D. in Electronics Engineering

Supervised by: Prof. Hani F. Ragaie Prof. Hisham Haddara

Cairo, 2004

Name: Aida Ahmed Fouad El-sabban

Thesis: Design and Implementation of RF CMOS Power

Amplifiers for Bluetooth

Degree: Ph.D. in Electronics & Communications

Engineering

Examiners Committee

Name, title and affiliation

Signature

Prof. Safwat M. Mohammed Faculty of Engineering Ain Shams University

Prof. Mostafa Y. Ghannam School of Science & Engineering The American University in Cairo

Prof. Hani F. Ragai Faculty of Engineering Ain Shams University

Date: / /2005

To The Soul of My Father And To My Mother

STATEMENT

This dissertation "Design and Implementation of RF CMOS Power

Amplifiers for Bluetooth" is submitted to Ain Shams University for the

degree of Doctorate of Philosophy in Electronics Engineering.

The work included in this thesis was carried out by the author in the

Department of Electronics and Communications Engineering, Faculty of

Engineering, Ain Shams University, from Oct. 1998 to Oct. 2004.

No part of this thesis has been submitted for a degree or a

qualification at any other University or Institution.

Date :

/ /2004

Signature:

Author

: Aida Ahmed Fouad El-sabban

C. V.

Name of Researcher : Aida Ahmed Fouad El-sabban.

Date of Birth : 5/7/1964.

Place of Birth : Cairo, Egypt.

First University Degree : B. Sc. of Electronics and Communications

Engineering.

Name of University : Ain Shams University.

Date of Degree : June 1986.

Second University Degree : M. Sc. of Electronics and Communications

Engineering.

Name of University : Ain Shams University.

Date of Degree : December 1994

Acknowledgment

First and foremost, all praise is to ALLAH who gives me the ability, power and patience to complete my Ph. D. successfully.

I would like to express my deepest gratitude to my advisors Prof. Hani F. Ragaie, Ain Shams University and Prof. Hisham Haddara, Ain Shams University. My very special thanks and appreciation goes to Prof. Hani F. Ragaie for his daily discussions, patience, continuous advices, strong support and correction of this work after me. No word is enough to describe how grateful I am.

I would like also to express my deepest gratitude to my examiners Prof. Safwat M. Mohammed, Ain Shams University and Prof. Mostafa Y. Ghannam, American University in Cairo for their encouragement and valuable suggestions.

From Ain Shams University, I would like explicitly to state my deepest gratitude to Dr. Khaled Sharaf for his helpful technical discussions during the early stages of this thesis and Prof. Diaa Khalil (my brother in law) for the helpful technical discussions during the MATLAB analysis and providing me also with some very beneficial technical documents during the early stages of my thesis. Special thanks extend to my colleagues, Amr Misbah for his continuous immediate administrative support during the last stages of this thesis and Ayman Hassan for providing me with some of the technical documents that were hard to find.

I am also extremely grateful to Ahmed Kamal, Mentor Graphics Egypt for his continuous and immediate cooperation and help whenever needed during my simulations. Many thanks go to Hani El-Hak, Mentor Graphics Egypt, Sami Moussa and Rami Iskandar, Ain shams University for their technical discussions, especially during the macro-model implementation and characterization.

My deepest gratitude also goes to Dr. Mona Hella, RF Micro Devices, for her helpful technical comments and providing me with her dissertation in the field of power amplifiers.

I wish to express also my sincere gratitude to my husband, Assem Khalil, for his helpful assistant, patience and understanding during preparation of this thesis. My children, Ahmed and Sara, were patient during weekends and long evening hours while I was working in the thesis. I would like also to deeply thank my mother for her prayers and encouragement that have always supported me during my work. My special gratitude also is to my sister, Salwa, who helped me during the MATLAB analysis in this thesis and stood closely beside me during the thesis. Also, very special thanks to my father (GOD bless him) who taught me how to always take my things seriously and to be who I am. Many thanks also to my relatives for supporting me during preparation of this thesis and special thanks for those who offered help for writing this thesis.

Many many thanks also to all my friends and colleagues for their support and encouragements during this thesis, especially Mohammad Elkholy for his help during the last phase of the simulations, Nabil for his technical discussions and Reem for offering to write this thsis.

Finally, thanks to every one who participated in the performing of this work in some way or another.

Abstract

Aida Ahmed Fouad El-sabban

"Design and Implementation of RF CMOS Power Amplifiers for Bluetooth" Doctor of Philosophy Dissertation, Faculty of Engineering, Ain Shams University, 2004

There is a constant increasing demand for compact, low-cost and low-power portable devices in the world of RF communication transceivers. Due to the continuous progress, high integration capability and low-cost CMOS technology, this research will focus on the design and implementation of RF CMOS power amplifiers since the power amplifier design is a key in the entire RF system. In general, PA's are difficult to integrate in CMOS because of technology limitations (like breakdown voltage) that severely limit the efficiency and linearity of the PA.

This work targets power amplifiers for short-range wireless applications, especially the Bluetooth standard. It first proposes a simple new analytical method using MATLAB for estimating initially the different design parameters incorporated in any stage of the sinusoidal or bias-dependant classes of the CMOS PA design without the blind use of the simulator in the early stage of iterations. The methodology takes into account the effect of the transistor knee voltage. This methodology is compared with simulations using BSIM3v3 transistor model from AMS and it shows a good qualitative agreement and an acceptable quantitative one with the analytical method.

In this thesis also, an overview of the different technology and layout parameters affecting the modeling of the RF MOSFET transistor is presented. The layout-aware macro-model incorporates these parameters in accordance with the BSIM3v3 compact model is demonstrated and validated by a comparison between simulation results and measurement data - provided by the foundry - for a transistor with total width of 90µm and 18 fingers fabricated using a 0.35µm CMOS process. A Monte-Carlo analysis is performed to explain the slight difference between the measurement and the simulation. This model can be easily modified in order to account for different aspects of the layout unlike the provided model from the foundry.

Finally, a 2.4 GHz power amplifier intended for class 1 Bluetooth applications is designed and implemented using a standard 0.35 µm CMOS process from AMS (Austria Micro Systems). This process has two poly layers, triple metal layers, one thick metal layer, MIM (Metal Insulator Metal) capacitors and high resistive poly module and operates under 3.3 V supply. The design and implementation is done using the RF transistor model. Since the power amplifier design requires lots of simulations iterations even with the use of analytical method to initially estimate its components values, an optimization/synthesis operation based on gradient algorithm optimization is used to speed up the design phase and achieve the required target. This technique strives to find the global minimum of the error function that represents the difference between the achieved specifications and the required ones by finding the slope of this function. After designing the PA, draw its layout and performing the post-layout simulations, the amplifier is capable of delivering a maximum output power of 22 dBm, which is more than required by the Bluetooth standard at the frequency band (2.4 GHz – 2.5 GHz) using a 3.3 V supply. This output power is achieved with an efficiency (η) of 46.1% and an overall power added efficiency (PAE) of 45.5%. The power amplifier employs a class AB in its two stages, which represents a compromise between efficiency and linearity. Thus, it can be easily linearized to satisfy more standards in the

ISM band which utilize non-constant envelope modulation schemes. In addition, it has the power control feature through the use of the bias voltage of a cascode configuration as the control signal. This complies also with the class 1 Bluetooth standard. The designed PA is unconditionally stable in the entire frequency band and achieves a 50Ω input and output matching through the use of on-chip coils except for the choke coil at the drain of the last stage.

Contents

List of S	Symbols	3
List of A	Abbreviations	7
List of I	Figures	9
List of 7	Гables	11
Introduc	ction	12
Chapt	er 1	17
PA Rev	iew	17
1.1	1110 0 440 01011	
1.2	PA Parameters	18
	.1 Output Power	18
1.2	£.2 Efficiency	19
1.2	Linearity	20
	1.2.3.1 1-dB Compression Point	
	1.2.3.2 AM/PM Conversion	
	1.2.3.3 Intermodulation Distortion (IMD)	
	1.2.3.4 Adjacent Channel Power Ratio (ACPR)	
	PA Stability	
1.2	7.5 Typical Characteristics	
1.3		
1.3		
1.3		
	Class AB	
1.3		
	5.5 Class E	
1.3		
1.4	Linearization Techniques	
1.5	CMOS RF PA Recent Progress	
1.6	Conclusion.	39
Chant	er 2	40
	PA Analysis	
2.1		
2.2	Conjugate Match and load-Line Match	
2.3	Effect of Transistor "Knee"	
2.4		
	1 Transistor Model	
	2 Ontimum Load	

2.4	.3 Output Power and Efficiency	53
2.4	.4 Comparison with Simulations	56
2.5	Conclusion	59
Chapte	er 3	60
RF MOS	S Transistor Compact Model	60
3.1	Introduction	
3.2	RF MOS Transistor Layout	62
3.3	RF Equivalent Circuit.	64
3.3	.1 Gate Resistance	65
3.3		
3.3	.3 Overlap Capacitances	73
3.3	1	
3.3		
	.6 Non-Quasi-Static (NQS) Effects	
3.4	ϵ	
	ators	
3.5	Validation of the RF Transistor Layout-aware Macro-Model	
3.6	Conclusion	91
_	er 4	
	th CMOS PA Design	
4.1	Introduction	
4.2		
	.1 Technology Choice	
	.2 PA Class Selection	
	.3 Single-ended Topology	
	.4 Multi-stage Design	
4.2	r	
4.3	\mathcal{E}	
4.4	- J	
	.1 Schematic/netlist Specification	
4.4		-
4.4		
4.5	Simulation Results	
4.6	Layout and Post-layout Simulation Results	
4.7	Conclusion	.124
	ion	
References		
Append	ix I	.138

List of Symbols

η Efficiency

k Stability factorQ Quality factor

PAE Power Added Efficiency

 P_{in} Input power P_{out} Output power

 $\begin{array}{ll} f_o & & Required \ channel \ frequency \\ B_1 & & Required \ channel \ bandwidth \\ B_{adj} & & Adjacent \ channel \ bandwidth \end{array}$

R_{source} Source resistance

R_{Lopt} Optimum load resistance

Ψ Half conduction angle

 ϕ_t Thermal voltage

φ_F Fermi potential

μ Carrier mobility

γ Body effect coeffecient

 ϵ_{o} Permittivity of free space

 V_{GS} Gate source voltage V_{DS} Drain source voltage

I_d Drain current

 V_T Threshold voltage W Transistor width L Transistor length

C'ox Oxide capacitance per unit area

V_{GB} Gate bulk voltage

V_{TO} Zero-bias threshold voltage

 V_{SB} Source bulk voltage k Boltzmann constant

q Electron charge

T Temperature in kelvin

T_{ox} Oxide thickness

k_{ox} Dielectric constant

n_i Intrinsic electronic concentrationN_a Substrate doping concentration

ID[0] Drain current DC component

ID[1] Drain current fundamental component

ID[2] Drain current 2nd component
 ID[3] Drain current 3rd component
 ID[4] Drain current 4th component
 ID[5] Drain current 5th component

 $W_{\rm f}$ Transistor finger width $L_{\rm f}$ Transistor finger length

N_f Number of fingers

W_{eff} Transistor effective width

M_i Intrinsic part of the MOS transistor

Z₁₁ Input impedance

r_p Polysilicon sheet resistance

 r_{cm1p} Metal1/Poly contact resistance N_{gc} Total number of gate contacts

W_g Polysilicon gate width including the part extending beyond

the n⁺ diffusion region

R_{g-total} Overall equivalent gate resistance

 $g_{m} \hspace{1cm} Transconductance \\$

RSH Diffusion sheet resistance

NRD Number of squares in the drain region
 NRS Number of squares in the source region
 Length of the drain diffusion region

L_s Length of the source diffusion region

R_{cm1n+} Contact resistance between M1 and diffusion

 C_{jdb} Drain bulk junction capacitance C_{jsb} Source bulk junction capacitance

 R_{db} Drain bulk resistance R_{sb} Source bulk resistance

 R_{dsb_sh} Substrate sheet resistance

R_{dsb} Substrate resistance

 $C_{sb,k}$ Source bulk capacitance for each finger $C_{db,k}$ Drain bulk capacitance for each finger

 r_{dbw} Substrate drain resistance with unit channel width r_{sbw} Substrate source resistance with unit channel width

 N_{dc} Number of contacts in the drain region N_{sc} Number of contacts in the source region

 C_{gso} Overlap capacitance between gate and source C_{gdo} Overlap capacitance between gate and drain L_{ov} Overlap between source or drain and gate

 $\begin{array}{ll} D_{db} & Drain \ bulk \ diode \\ \\ D_{sb} & Source \ bulk \ diode \\ \\ C_{junction} & Junction \ capacitance \end{array}$

 C_{ja} Area capacitance of the diffusion region

 C_{jswp} Sidewall capacitance of the diffusion region

AD Drain area
AS Source area

PD Drain perimeter