

Ain Shams University Faculty of Engineering Computer and Systems Engineering Department

Efficient Techniques for Cryptographic Algorithms Implementation

A Thesis
Submitted in partial fulfillment for the requirements of
Master of Science degree in Electrical Engineering

Submitted by:

Ahmad Mohammad Abdel-Fattah Ahmad

B.Sc. of Electrical Engineering (Computer and Systems Engineering Department) Ain Shams University, 2006

Supervised by:

Prof. Dr. Hossam Mahmoud Ahmed Fahmy

Dr. Ayman Mohammad Bahaa Eldin

April 2010 Cairo

Statement

This dissertation is submitted to Ain Shams University for the degree of Master of Science in Electrical Engineering (Computer and Systems Engineering).

The work included in this thesis was carried out by the author at the Computer and Systems Engineering Department, Faculty of Engineering, Ain Shams University, Cairo, Egypt.

No part of this thesis was submitted for a degree or a qualification at any other university or institution.

Name: Ahmad Mohammad Abdel-Fattah Ahmad

Date: July 13, 2010

Acknowledgements

All praise is due to Allah, Most Merciful, the Lord of the Worlds, Who taught man what he knew not. I would like to thank God Almighty for bestowing upon me the chance, strength and ability to complete this work.

I wish to express my gratitude to my supervisors, Professor. Hossam Mahmoud Fahmy and Dr. Ayman Mohammad Bahaa Eldin for their exceptional guidance, encouragement, insightful thoughts and useful discussions. It was my great pleasure to work with them.

I am in no way capable of appropriately thanking my parents for their unconditional love and unlimited support.

Ahmad Mohammad Abdel-Fattah Computer and Systems Engineering Department Faculty of Engineering Ain Shams University Cairo, Egypt 2010

Abstract

The aim of this thesis is to develop a cryptographic accelerator module, focusing on public-key cryptographic algorithms.

Most public key cryptographic algorithms require heavy computational effort. This is due to the reliance on modular arithmetic over very large operands. Typical bit length of operands in public key ciphers is 1024 bits or even higher. Examples of such ciphers are RSA and Elliptic Curve Cryptography (ECC). Almost all public key algorithms involve modular multiplication and modular exponentiation. Such operations become very time-consuming when operating on large operands. Modular multiplication is the core of modular exponentiation.

Many algorithms have been developed to accelerate modular multiplication on general purpose processors. The common target of any accelerating algorithm is to avoid the ordinary pencil-and-paper steps. Many researchers managed to reduce both time and space complexities of modular multiplication.

However, considering embedded security devices such as smart cards and cryptographic tokens, the limited processing power of embedded microprocessor forces the need for more research to accelerate cryptographic algorithms on embedded platforms. The fast evolution of VLSI designs using Field Programmable Gate Arrays (FPGAs) and Application Specific Integrated Circuits (ASICs) has introduced further level of enhancement. The enhancement would be on the hardware level in the form of a cryptographic co-processor.

A cryptographic co-processor is a hardware accelerator that is specifically designed to perform complex cryptographic operations. The integration of such co-processor to a general purpose embedded CPU introduces an excellent platform for portable security devices.

In this thesis, a new hardware architecture for a modular multiplier is introduced. The design can be used to enhance the performance of all public key cryptosystems. The proposed architecture is based on the interleaved modular multiplication algorithm. It scores better timings (considering both operating frequency and total operation time)than the latest known designs to the author's knowledge. Further enhancements have been proposed to support parallel processing and different operand sizes. The proposed designs have been developed using a Hard-

ware Description Language (HDL). They have also been integrated to a soft processor core so that a complete platform is produced.

Contents

Li	st of	Figures	X
Li	st of	Tables	xii
Li	st of	Symbols	xiii
1	Intr	roduction to Cryptology and Public Key Cryptogra-	
	phy		1
	1.1	Overview	1
	1.2	Symmetric/Asymmetric Ciphers	2
	1.3	Public Key Cryptography	2
		1.3.1 Public Key Data Encryption and Decryption	4
		1.3.2 Digital Signatures	5
		1.3.3 Key Exchange using PKCS	5
	1.4	Challenges in Public Key Ciphers	
	1.5	Problem Statement and Thesis Objective	
	1.6	Methodology	8
	1.7	Thesis Structure	
2	Asy	mmetric Ciphers and Digital Signatures	11
	2.1	DH Key Exchange Protocol	11
		2.1.1 The DH Algorithm	12
	2.2	RSA Cryptography	14
		2.2.1 RSA Data Encryption and Decryption	
		2.2.2 RSA Key Generation	15

		2.2.3	RSA Digital Signature Scheme
		2.2.4	The Chinese Remainder Theorem 19
		2.2.5	RSA Prime Factorization Problem 20
	2.3	The D	rigital Signature Standard (DSS)
		2.3.1	The DSS Approach
		2.3.2	The Digital Signature Algorithm (DSA) 22
	2.4	Ellipti	c Curve Cryptography (ECC)
		2.4.1	Elliptic Curves over Prime Fields 26
		2.4.2	Elliptic Curve Arithmetic based on Projective Co-
			ordinates
		2.4.3	ECC Key Exchange Scheme
		2.4.4	ECC Data Encryption and Decryption 33
		2.4.5	Elliptic Curve Digital Signature Algorithm (ECDSA) 34
		2.4.6	Elliptic Curve Discrete Logarithm Problem 36
		2.4.7	ECC Computational Aspects
	2.5	RSA v	vs. ECC
	2.6	Summ	ary
3	Mo	dular A	Arithmetic 39
	3.1		lar Arithmetic
	3.2		lar Arithmetic Operations 41
	3.3		s, Rings, and Fields 44
		3.3.1	Groups
		3.3.2	Rings
		3.3.3	Integral Domain
		3.3.4	Fields
	3.4	Finite	Fields of The Form $GF(P)$ 47
		3.4.1	Finite Fields of Order P 47
		3.4.2	Testing for Primality 47
	3.5	Large	Integer Arithmetic
		3.5.1	Large Integer Factorization Problem 51
		3.5.2	Discrete Logarithm Problem
		3.5.3	Multiple Precision Calculation
	3.6	Modul	lar Exponentiation
		3.6.1	General Exponentiation
		0.00	Fixed-base Exponentiation 54
		3.6.2	rixed-base Exponentiation

		3.6.4 Square-and-Multiply Algorithm 5	4
	3.7	Modular Multiplication	6
		3.7.1 Montgomery Arithmetic 5	7
		3.7.2 The Montgomery Multiplication Algorithm 5	8
		3.7.3 Montgomery Exponentiation 5	9
		3.7.4 Interleaved Modular Multiplication 6	1
	3.8	Algorithms Analysis 6	2
	3.9	Other Techniques 6	4
		3.9.1 Barrett Reduction 6	5
		3.9.2 Sliding Window Exponentiation 6	5
	3.10	Summary	6
			_
4		dware Implementation of Modular Multiplication 6	
	4.1	Binary Addition	
		4.1.1 Ripple Carry Adders (RCA) 6	
		4.1.2 Carry Look-Ahead Adders 6	
	4.0	4.1.3 Carry Save Adders (CSA)	
	4.2	Operands Caching using Look Up Tables	
		4.2.1 Montgomery Multiplication Algorithm 7	
	4.0	4.2.2 Interleaved Modular Multiplication Algorithm 7	
	4.3	Systolic Arrays and Parallel Computing	
	4.4	Sign Detection Technique	
		4.4.1 Operands Representation	
		4.4.2 Sign Detection Function	
		4.4.3 Correctness of the Sign Detection Technique 8	
	4.5	Summary	7
5	\mathbf{Pro}	posed Modular Multiplier 8	Q
J	5.1	The MIMM Algorithm	
	5.2	The MIMM Architecture	
	5.3	Hardware Modular Exponentiation	
	5.4	Modular Multiplication for ECC	
	5.4 5.5	Modular Multiplication for RSA using CRT 9	
	5.5	5.5.1 CMM Architecture	
		5.5.2 CMM Configuration Bits	
		5.5.3 Chaining Signals	
	5.6	Co-processor Integration 10	
		CO-DIOCESSOL THEREALIGH	

		5.6.1	Co-processor as a Custom Peripheral	. 102
		5.6.2	Co-processor as a Custom Instruction	. 105
	5.7	Simula	ation and Test Benches	. 113
		5.7.1	Stand alone module test bench	. 113
		5.7.2	Test Bench for NiosII Custom Instruction	. 115
		5.7.3	Test Bench for NiosII Custom Peripheral	. 116
	5.8	Imple	mentation and Results	. 117
		5.8.1	Implementation Methodology	. 117
		5.8.2	Implementation Results for the Proposed Multipl	ier118
		5.8.3	Implementation Results for Chained Modular Mu]-
			tiplier	. 120
		5.8.4	Implementation results of the ECC multiplier .	. 121
	5.9	Summ	ary	. 122
	~		177	400
6			n and Future Work	123
	6.1		usion	
	6.2	Future	e Work	. 125
Aı	ppen	dices		126
\mathbf{A}	Ext	ended	Euclidean Algorithm	126
В	Chi	nese R	Remainder Theorem	128
\mathbf{C}	Feri	mat's l	Little Theorem	132
	C.1	Histor	y	. 132
	C.2	Staten	${ m ment}$. 132
	C.3	Proof	of Fermat's Little Theorem	. 133
		C.3.1	Simplifications	. 133
		C.3.2	Proof	. 133
D	Sec	uro Ha	ash Algorithm	137
ט			Functions	
	D.1		e Hash Algorithm	
	D.2		Secure Hash Standard SHA-1	
		₽.4.1	Sectio Hash Summand SHII-1	. 100
Re	efere	nces		143
Li	st of	Public	cations	148

List of Figures

1.1	Symmetric Ciphers	3
1.2	Asymmetric Ciphers	3
1.3	Public Key Encryption and Decryption	4
1.4	Message Authentication	6
2.1	RSA Based Digital Signature	22
2.2	DSA Based Digital Signature	22
2.3	DSA Signature Generation	24
2.4	DSA Signature Verification	25
2.5	An Example Elliptic Curve	27
2.6	Geometric Representation of ECC Point Addition	29
3.1	Geometric View of Arithmetic Modulo 12	40
3.2	Groups, Rings, Integral Domains, and Fields	46
3.3	Square and Multiply Algorithm	56
3.4	Bit-level Montgomery Multiplication	59
3.5	Word-level Montgomery Multiplication	60
3.6	Montgomery Exponentiation Algorithm	61
3.7	Interleaved Modular Multiplication	62
3.8	Number of Operations per a Modular Multiplication	64
3.9	Number of Operations per a Modular Exponentiation	65
4.1	One Bit Full Adder	68
4.2	Ripple Carry Adder	69
4.3	n-bits Carry Save Adder	72
4.4	Montgomery Multiplication Using Look-up Tables	74

4.5	Redundant Interleaved Modular Multiplication 75
4.6	Optimized Interleaved Modular Multiplication 77
4.7	Optimized Interleaved Modular Multiplier
4.8	Example Systolic Array
4.9	Sign Estimation Format
5.1	MIMM Algorithm
5.2	MIMM as Black Box
5.3	Internal MIMM Design
5.4	MIMM State Machine
5.5	Processor-Multiplier Core Communication 94
5.6	Modular Exponentiation Accelerator 95
5.7	ECC Modular Multiplier
5.8	CMM Architecture
5.9	Avalon-MM Interface
	ECC Multiplier with Avalon Interface
5.11	Custom Instruction
5.12	Custom Instruction Ports
5.13	Combinational Custom Instruction Operation 108
5.14	Multi-cycle Custom Instruction Operation
5.15	MIMM Test Bench
5.16	Custom Instruction Test Bench
5.17	Test Bench State Machine
5.18	Custom Peripheral Test Bench

List of Tables

2.1	Computational Effort for Cryptanalysis of RSA and ECC	37
3.1	Multiplication Modulo 8	43
3.2	Addition in $GF(7)$	48
3.3	Multiplication in $GF(7)$	48
3.4	Miller Rabin Primality Test	50
4.1	Sign for Negative 2-bit Windows	83
4.2	Sign for Negative 3-bit Windows	83
4.3	Sign for Negative 4-bit Windows	84
4.4	Sign Decision versus Windows Values	86
5.1	MIMM States	93
5.2	Memory Map for Avalon ECC Multiplier	06
5.3	Custom Instruction Types	09
5.4	ECC Multiplier Instruction	12
5.5	Device Utilization for Modular Multipliers	19
5.6	Max. Frequency for Modular Multiplier	19
5.7	Absolute Time (μs) per an Operation	20
5.8	Implementation Results for CMM	20
5.9	Results for Other CMM Versions	21
5.10	Implementation Results for ECC Modular Multiplier 1	21
5.11	Timing Results for ECC Modular Multiplier	22

List of Symbols

AES Advanced Encryption Standard ALU Arithmetic and Logic Unit

ASIC Application Specific Integrated Circuit

CLA Carry Lookahead Adder
CMM Chained Modular Multiplier
CPU Central Processing Unit
CRT Chinese Remainder Theorem

CSA Carry Save Adder

DES Data Encryption Standard

DH Diffie-Hellman

DMIPS Dhrystone Million Instruction per Second

DPU Data Processing Unit

DSA Digital Signature Algorithm
DSS Digital Signature Standard
ECC Elliptic Curve Cryptography

ECDLP Elliptic Curve Discrete Logarithm Prob-

em

ECDSA Elliptic Curve Digital Signature Algo-

rithm

FIPS Federal Information Processing Standard

FPGA Field Programmable Gate Array

FSM Finite State Machine GCD Greatest Common Divisor

HDL Hardware Description Language
IMM Interleaved Modular Multiplication

KDC Key Distribution Center

LHS Left Hand Side

Modified Interleaved Modular Multiplica-MIMM

tion Most Significant Bit **MSB**

National Institute of Standrads and Tech-NIST

nology


PCB Printed Circuit Board

PKCS Public Key Cryptography Standard

Public Key Infrastrcture PKI

RHS Right Hand Side RCA Ripple Carry Adder RNS Residue Number System RSA Rivest-Shamir-Adelman SHA Secure Hash Algorithm

Unit Under Test UUT



Introduction to Cryptology and Public Key Cryptography

This chapter discusses the basic principles of public key cryptography, and the difference between symmetric and asymmetric (public key) cryptographic algorithms. It also points out the appearing challenges when implementing a public key cryptosystem. The chapter also clarifies the objective of this thesis. It then presents the methodology followed during the research. The chapter ends with an illustration of the thesis structure.

1.1 Overview

Cryptology is defined as the study of techniques for ensuring the secrecy and authenticity of information [1]. The study of cryptology is divided into two main categories: Cryptography and Cryptanalysis. Cryptography involves methods and techniques to achieve the secrecy of data. Such secrecy should be accomplished using an encryption/decryption algorithm (cipher). Cryptanalysis is the study of different ways to attack a cryptographic algorithm in order to break the security of information. Cryptanalysis provides methodologies for measuring how strong a cipher is. In this work, a focus is made on cryptography.