



PROPOSED OPENGL GPU ARCHITECTURE AND IMPLEMENTATION OF LINE RASTERIZATION ALGORITHM

By

Ahmed Ibrahim Samir Khalil

A Thesis Submitted to the
Faculty of Engineering at Cairo University
in Partial Fulfilment of the
Requirements for the Degree of
MASTER OF SCIENCE
in
Electronics and Communications Engineering

FACULTY OF ENGINEERING, CAIRO UNIVERSITY
GIZA, EGYPT
2015

**PROPOSED OPENGL GPU ARCHITECTURE AND
IMPLEMENTATION OF LINE RASTERIZATION
ALGORITHM**

By

Ahmed Ibrahim Samir Khalil

A Thesis Submitted to the
Faculty of Engineering at Cairo University
in Partial Fulfilment of the
Requirements for the Degree of
MASTER OF SCIENCE
in
Electronics and Communications Engineering

Under the Supervision of

Prof. Serag E. D. Habib

Professor

Electronics and Communications Engineering

Department

Faculty of Engineering, Cairo University

Prof. Hossam A. H. Fahmy

Professor

Electronics and Communications Engineering

Department

Faculty of Engineering, Cairo University

FACULTY OF ENGINEERING, CAIRO UNIVERSITY

GIZA, EGYPT

2015

PROPOSED OPENGL GPU ARCHITECTURE AND IMPLEMENTATION OF LINE RASTERIZATION ALGORITHM

By

Ahmed Ibrahim Samir Khalil

A Thesis Submitted to the
Faculty of Engineering at Cairo University
in Partial Fulfilment of the
Requirements for the Degree of
MASTER OF SCIENCE
in
Electronics and Communications Engineering

Approved by the Examining Committee:

Prof. Serag E. D. Habib, Thesis Main Advisor

Prof. Hossam A. H. Fahmy, Thesis Advisor

Assoc. Prof. Amr G. Wassal, Internal Examiner

Prof. Hussein Esmail Shaheen, External Examiner
(Faculty of Engineering, Ain-Shams University)

FACULTY OF ENGINEERING, CAIRO UNIVERSITY
GIZA, EGYPT
2015

Engineer's Name: Ahmed Ibrahim Samir Khalil
Date of Birth: 18/07/1989
Nationality: Egyptian
E-mail: a.ibrahim.samir@cu.edu.eg
Phone: 01003988145
Address: Electronics and Communications Engineering
Department, Cairo University,
Giza 12613, Egypt
Registration Date: 01/10/2011
Awarding Date: .../.../...
Degree: Master of Science
Department: Electronics and Communications Engineering



Supervisors:

Prof. Serag E. D. Habib
Prof. Hossam A. H. Fahmy

Examiners:

Prof. Serag E. D. Habib (Thesis Main Advisor)
Prof. Hossam A. H. Fahmy (Thesis Advisor)
Assoc. Prof. Amr G. Wassal (Internal Examiner)
Prof. Hussein Esmail Shaheen (External Examiner)
(Faculty of
Engineering,
Ain-Shams University)

Title of Thesis:

Proposed OpenGL GPU Architecture and Implementation of
Line Rasterization Algorithm

Key Words:

GPU; OpenGL; Line Rasterization Algorithm; Line Drawing; Incremental Linear Interpolation

Summary:

The GPU has become an essential block for the embedded system devices. This thesis introduces a CUGPU, the Cairo University GPU, architecture based on the OpenGL ES 1.1 CL profile. CUGPU supports the fixed-function 3D graphics pipeline. Also, two designs of the line rasterization algorithm were implemented using VHDL code and synthesized at the TSMC 65 nm low power technology node. The first design scores a typical clock frequency of 270 MHz and an area of 0.088 mm^2 . The second design scores a typical clock frequency of 200 MHz and an area of 0.052 mm^2 .

Acknowledgments

In the name of Allah the most merciful the most gracious; all thanks to Allah the Lord of the Heavens and Earth and peace be upon Mohamed and his companions.

First and foremost I would like to express my indebtedness and gratefulness to my academic advisors: Prof. Serag E. D. Habib and Assoc. Prof. Hossam A. H. Fahmy. It has been a pleasure to work with them and learn from such extraordinary advisors. They have always made themselves available for help and advice with their boundless enthusiasm and positive thinking.

Special thanks to my colleagues at Cairo University; especially Mohamed Wagih, Ahmed Adel, Amr Mahmoud, Khalid Yehia, Mamdouh Hassan, Mahmoud Essam, Khaled Elmasry, Safaa Ahmed, and Ahmed Reda for their continuous support and the great times we had together throughout my work as a teaching assistant at the Department of Electronics and Electrical Communications Engineering at Cairo University. They made the graduate school a very enjoyable experience.

Last but not least, I want to thank my family, especially my parents, for their invaluable support during my whole life; After Allah, without their help and support I would not have accomplished anything in my life.

Ahmed I. S. Khalil

June, 2015.

To my family and all my friends

Table of Contents

Acknowledgments	i
Table of Contents	v
List of Tables	xi
List of Figures	xiii
List of Symbols and Abbreviations	xv
Abstract	xvii
1 Introduction	1
1.1 Goal and Motivation	1
1.2 Results	1
1.3 Organization of the Thesis	2
2 Graphics Pipeline	3
2.1 Common Graphics Pipeline	4
2.1.1 Vertex Processing	5
2.1.2 The Primitive Assembly	6
2.1.3 The Clipping Unit	6
2.1.4 The Rasterization Unit	7
2.1.5 The Texture Mapping Unit	8
2.1.6 The Lighting Unit	10
2.1.7 The Fragment Tests Unit	11
2.2 Application Programming Interface (API)	12
2.2.1 Desktop-Based APIs	12
2.2.1.1 DirectX	13
2.2.1.2 OpenGL	13
2.2.1.3 OpenCL	13

2.2.1.4	CUDA	14
2.2.2	Embedded Systems APIs	14
2.2.2.1	Direct Mobile	14
2.2.2.2	OpenGL ES	14
2.2.2.3	OpenVG	15
2.3	OpenGL ES 1.1	15
3	GPU Literature Survey	17
3.1	Desktop-Based GPUs	18
3.1.1	Graphics Accelerator	18
3.1.2	Fixed Function GPU	19
3.1.3	Programmable GPU with Fixed Shader	20
3.1.4	Programmable GPU with Unified Shader	21
3.1.5	General-Purpose Computational GPU (GPGPU)	22
3.1.6	Accelerated Processing Unit (APU)	23
3.1.7	Future Micro-polygon Rendering GPU	24
3.2	Embedded System GPUs	24
3.2.1	QUALCOMM GPUs	24
3.2.2	ARM GPUs	25
3.2.3	NVIDIA GPUs	26
3.3	ARM Mali-200	26
4	CUGPU Architecture	27
4.1	Data Fetch Unit	31
4.1.1	Register File	31
4.1.2	Algorithm	32
4.2	Matrix Construction Unit	32
4.2.1	Register File	32
4.2.2	Architecture	35
4.3	Vertex Processing Unit	36
4.3.1	Register File	36
4.3.2	Architecture	37
4.4	Primitive Assembly Unit	37
4.4.1	Register File	39
4.4.2	Algorithm	39
4.5	Lighting Unit	39
4.5.1	Register File	39

4.5.2	Architecture	42
4.6	Clipping Unit	43
4.6.1	Register File	44
4.6.2	Architecture	44
4.7	Post-Clipping Unit	49
4.7.1	Register File	49
4.7.2	Architecture	49
4.8	Rasterization Unit	51
4.8.1	Register File	51
4.8.2	Architecture	55
4.8.2.1	Point Rasterization	55
4.8.2.2	Line Rasterization	59
4.8.2.3	Triangle Rasterization	60
4.9	Texture Handling Unit	61
4.9.1	Register File	62
4.9.2	Architecture	63
4.9.2.1	System Fetch Unit	63
4.9.2.2	Graphics Fetch Unit	65
4.9.2.3	Format Conversion Unit	65
4.9.2.4	Auto Mipmapping Unit	66
4.10	Texture Mapping Unit	69
4.10.1	Register file	69
4.10.2	Architecture	69
4.10.2.1	Wrapping unit	70
4.10.2.2	Filtering unit	70
4.10.2.3	Texture unit	73
4.11	Final Color Adapting unit	73
4.11.1	Register File	73
4.11.2	Architecture	74
4.12	Fragment Processing Unit	74
4.13	Conclusion	75
5	Diamond-Exit Rule Line Rasterization	77
5.1	Line Rasterization Algorithms	79
5.2	Our Modified Bresenham Algorithm	81
5.3	Initial and final Conditions Handling	85