



DYNAMIC PARTIAL RECONFIGURATION VERIFICATION AND APPLICATIONS ON FPGA DEBUGGING

By

Islam Osama Ahmed Mounir Mostafa

A Thesis Submitted to the
Faculty of Engineering at Cairo University
in Partial Fulfillment of the
Requirements for the Degree of
MASTER OF SCIENCE
in
Electronics and Electrical Communications Engineering

FACULTY OF ENGINEERING, CAIRO UNIVERSITY
GIZA, EGYPT
2018

**DYNAMIC PARTIAL RECONFIGURATION
VERIFICATION AND APPLICATIONS ON FPGA
DEBUGGING**

By

Islam Osama Ahmed Mounir Mostafa

A Thesis Submitted to the
Faculty of Engineering at Cairo University
in Partial Fulfillment of the
Requirements for the Degree of
MASTER OF SCIENCE
in
Electronics and Electrical Communications Engineering

Under the Supervision of

**Prof. Dr. Ahmed Nader
Mohieldin**

Dr. Hassan Mostafa Hassan

.....
Associate Professor of Electronics and
Communications
Department of Electronics and Electrical
Communications Engineering
Faculty of Engineering, Cairo University

.....
Assistant Professor of Nanoelectronics,
Bioelectronics and Optoelectronics
Department of Electronics and Electrical
Communications Engineering
Faculty of Engineering, Cairo University

FACULTY OF ENGINEERING, CAIRO UNIVERSITY
GIZA, EGYPT
2018

**DYNAMIC PARTIAL RECONFIGURATION
VERIFICATION AND APPLICATIONS ON FPGA
DEBUGGING**

By

Islam Osama Ahmed Mounir Mostafa

A Thesis Submitted to the
Faculty of Engineering at Cairo University
in Partial Fulfillment of the
Requirements for the Degree of
MASTER OF SCIENCE
in
Electronics and Electrical Communications Engineering

Approved by the
Examining Committee

Prof. Dr. First S. Name, External Examiner

Prof. Dr. Second E. Name, Internal Examiner

Prof. Dr. Third E. Name, Thesis Main Advisor

Prof. Dr. Fourth E. Name, Member

FACULTY OF ENGINEERING, CAIRO UNIVERSITY
GIZA, EGYPT
2018

Engineer's Name: Islam Osama Ahmed Mounir
Date of Birth: Mostafa
10/03/1990
Nationality: Egyptian
E-mail: islam.osama.ahmed@gmail.com
Phone: 01115037902
Address:
Registration Date: 01/10/2013



Awarding Date:

Degree: Master of Science
Department: Electronics and Electrical Communications Engineering

Supervisors:
Prof. Ahmed Nader Mohieldon
Dr. Hassan Mostafa Hassan

Examiners:
Prof. (External examiner)
Prof. (Internal examiner)
Porf. (Thesis main advisor)
Porf. (Member)

Title of Thesis:

Dynamic Partial Reconfiguration Verification and Applications on FPGA Debugging.

Key Words:

Dynamic Partial Reconfiguration (DPR); Verification; Debugging; Software Defined Radio (SDR); Field Programmable Gate Arrays (FPGA); Reconfigurable Systems.

Summary:

.....
.....
.....
.....
.....
.....
.....

Disclaimer

I hereby declare that this thesis is my own original work and that no part of it has been submitted for a degree qualification at any other university or institute.

I further declare that I have appropriately acknowledged all sources used and have cited them in the references section.

Name: Islam Osama Ahmed Mounir Mostafa

Date: 02/12/2018

Signature:

Acknowledgments

Alhamdulillah, all praises and gratitude to Allah, the Almighty, for all his blessings and support me with the strength and health to complete this thesis. I would like to thank my academic supervisors Prof. Ahmed Nader and Dr. Hassan Mustafa for their guidance and help during the thesis work.

I would like to thank as well Eng. Ahmed Kamal (Former Research Assistant at ONE Lab) for helping me with working on the Dynamic Partial Reconfiguration flow. I would like as well to thank my managers and colleagues in Mentor Graphics for their support (Eman El-Mandouh, Haytham Shoukry, Khaled Nouh and Amr Abbas).

Last but absolutely not least, I want to extend my deepest and most sincere gratitude and thanks to my family for their support throughout my study years, and for Hala Ibrahim, my fiancé, for her support and help to write this thesis.

Table of Contents

ACKNOWLEDGMENTS.....	I
TABLE OF CONTENTS.....	III
LIST OF TABLES.....	VI
LIST OF FIGURES.....	VII
NOMENCLATURE	IX
ABSTRACT	XI
CHAPTER 1 : INTRODUCTION	1
1.1. DESIGN FLOW OF FPGA AND DRS DESIGNS	3
1.2. FUNCTIONAL VERIFICATION CHALLENGES FOR DRS DESIGNS	5
1.3. THESIS OBJECTIVES	6
1.4. ORGANIZATION OF THE THESIS	7
CHAPTER 2 OVERVIEW ABOUT FPGAS AND DYNAMIC PARTIAL RECONFIGURATION.....	8
2.1. FPGA OVERVIEW	8
2.2. FPGA PROGRAMMING TECHNOLOGIES:	9
2.2.1. Static Memory.....	9
2.2.2. Flash Programming Technology	11
2.2.3. Anti-fuse programming technology	12
2.3. CONFIGURABLE LOGIC BLOCKS.....	13
2.4. FPGA ROUTING ARCHITECTURES	14
2.4.1. Island-Style Routing Architecture.....	15
2.4.2. Hierarchical Routing Architecture	16
2.5. SOFTWARE FLOW	17
2.5.1. Logic Synthesis	18
2.5.2. Technology Mapping	18
2.5.3. Clustering/Packing.....	19
2.5.4. Placement.....	20
2.5.5. Routing.....	20
2.5.6. Timing Analysis	21
2.5.7. Bitstream Generation	21
2.6. DYNAMIC PARTIAL RECONFIGURATION.....	21
2.6.1. Configuration Modes	22
2.6.1.1. External Modes	22
2.6.1.2. Internal Modes	23
2.6.2. Advantages and Disadvantages of DPR.....	23
2.6.3. Terms of DPR	24
2.7. SUMMARY	24

CHAPTER 3 : DYNAMIC PARTIAL RECONFIGURATION VERIFICATION USING ASSERTION BASED VERIFICATION	25
3.1. INTRODUCTION	25
3.2. BACKGROUND	27
3.2.1. Functional Verification	27
3.2.2. Assertion Based Verification	30
3.3. RELATED WORK	40
3.4. ASSERTION BASED VERIFICATION FOR DPR.....	41
3.4.1. Port Connections of the Reconfigurable Modules	41
3.4.2. Isolation Logic	43
3.4.3. Reset Control Logic for the RM	44
3.4.4. Synchronizing the Reconfiguration Process	44
3.5. CASE STUDY	45
3.6. SUMMARY	48
CHAPTER 4 : CLOCK DOMAIN CROSSING VERIFICATION FOR DYNAMICALLY RECONFIGURABLE SYSTEMS	49
4.1. INTRODUCTION	49
4.2. BACKGROUND	51
4.3. WHAT IS CDC VERIFICATION?	52
4.3.1. Clock Domains.....	52
4.3.2. Metastability	54
4.3.3. Synchronizers.....	56
4.4. CDC VERIFICATION FLOW FOR DRS DESIGNS	60
4.5. CASE STUDY	64
4.6. SUMMARY	67
CHAPTER 5 : UTILIZING DYNAMIC PARTIAL RECONFIGURATION TO REDUCE THE COST OF FPGA DEBUGGING	69
5.1. INTRODUCTION	69
5.2. RELATED WORK	72
5.3. AN APPROACH FOR FPGA DEBUGGING USING DYNAMIC PARTIAL RECONFIGURATION	72
5.4. EXPERIMENTAL RESULTS.....	78
5.4.1. System Implementation and Setup.....	78
5.4.2. Area Overhead	79
5.4.3. Time for Changing the Traced Signal Set.....	79
5.4.4. Recommendations for FPGA debugging	80
5.5. SUMMARY	82
CHAPTER 6 : CONCLUSION AND PROPOSED FUTURE WORK	83
6.1. PROPOSALS FOR FUTURE WORK	84
REFERENCES	85
APPENDIX A: LIST OF PUBLICATIONS	90

APPENDIX B: CODES.....	91
B.1. PERL CODE TO CHECK INTERFACES OF RMS PORTS	91
B.2. PERL CODE TO GENERATE RTL DESIGNS AND RUN SCRIPTS FOR VIVADO.....	94
B.3. VERILOG TEST CASE TO USE FOR DEBUGGING ON FPGA USING MUX'ES AND COMPARE IT WITH THE BEHAVIOR OF THE PROPOSED DEBUGGING FLOW USING DPR.....	116