

AIN SHAMS UNIVERSITY FACULTY OF ENGINEERING Computer and Systems Engineering Department

Thread Migration Optimization for Chip Multiprocessors

A Thesis submitted in partial fulfillment of the requirements of Master's Degree in Electrical Engineering (Computer and Systems Engineering)

by

Veronia Bahaa Fayez Iskandar

Bachelor of Science in Electrical Engineering (Computer and Systems Engineering Department) Faculty of Engineering, Ain Shams University, 2013

Supervised By

Dr. Mohamed Mahmoud Ahmed Taher
Dr. Cherif Ramzi Salama



AIN SHAMS UNIVERSITY FACULTY OF ENGINEERING Computer and Systems Engineering

Thread Migration Optimization for Chip Multiprocessors

by

Veronia Bahaa Fayez Iskandar

Bachelor of Science in Electrical Engineering (Computer and Systems Engineering) Faculty of Engineering, Ain Shams University, 2013

Examiners' Committee

Name and affiliation	Signature
Prof. Hassanein Hamed Amer Department of Electronics and Communications	
Engineering	
The American University in Cairo	
Prof. Mohamed Watheq El-Kharashi Computer and Systems Engineering Department Faculty of Engineering, Ain Shams university.	
Dr. Mohamed Mahmoud Ahmed Taher Computer and Systems Engineering Department Faculty of Engineering, Ain Shams university.	

Statement

This thesis is submitted as a partial fulfillment of Master's Degree in Electrical Engineering, Faculty of Engineering, Ain shams University. The author carried out the work included in this thesis, and no part of it has been submitted for a degree or a qualification at any other scientific entity.

Veron	nia Bahaa
	Signature

Date: 29 September 2018

Researcher Data

Name: Veronia Bahaa Fayez Iskandar

Date of Birth: 09/12/1990 Place of Birth: Cairo, Egypt

Last academic degree: Bachelor of Science

Field of specialization: Computer and Systems Engineering

University issued the degree: Ain Shams University

Date of issued degree: 2013

Current job: Teaching Assistant at Computer and Systems Engineering

Department, Faculty of Engineering, Ain Shams University

Thesis Summary

This thesis presents an efficient heuristic for dynamically assigning threads to system cores such that performance requirements are met while minimizing the energy consumed. The heuristic can be applied to heterogeneous systems and homogeneous systems with DVFS capabilities.

Summary

The thesis is divided into seven chapters as listed below:

<u>Chapter 1</u> is an introduction to this research. This chapter provides an overview about the problem of thread assignment under performance constraints, the hardware systems considered in the scope of this research and the potential applications of our proposed method.

<u>Chapter 2</u> provides the necessary background and explores recently-proposed related research work. Three main approaches for dealing with systems with power or performance constraints are discussed. Some studies propose algorithms to address the thread scheduling problem on heterogeneous multi-core systems. Others address power constraints using DVFS. Finally, several research studies propose reconfigurable architectures to deal with program variations and constraints. We discuss recent proposals for these three approaches and highlight the use cases for each one as well as the systems most suitable for utilizing these methods.

<u>Chapter 3</u> describes the proposed thread mapping framework. The formulation of the thread mapping problem, the system model used in this work and the proposed heuristic solution are shown. Furthermore, this chapter describes the means of applying our solution to systems with heterogeneous cores and systems with homogeneous cores with DVFS capabilities. Applying the proposed solution to two different schemes of DVFS algorithms for homogeneous chips and the benefits of each is also detailed in this chapter.

<u>Chapter 4</u> shows the implementation details of the proposed framework. The prediction method utilized for estimation of power and performance values is presented, together with the associated prediction error percentage. Moreover, the data structures used in the implementation of the algorithm, to ensure that it can be brought online for hundred-core systems with minimal overhead, are described.

<u>Chapter 5</u> shows the experimental setup used to conduct simulations and tests. The different systems used for testing are described, along with their various configurations. A

background about the architectural simulator used for testing and the reason for choosing this specific tool is provided. Additionally, the benchmarks used in the simulations and their input sets are described.

<u>Chapter 6</u> presents the experimental results from the simulations and an evaluation of the proposed framework. Comparisons are conducted between the results obtained for the different systems we tested our framework on as well as comparison with a recently-proposed thread scheduling heuristic. The scalability and complexity of the proposed algorithm are also evaluated.

<u>Chapter 7</u> concludes this thesis. The most significant results of this work are summarized and directions for future work are provided.

Key words: dynamic scheduling, optimization, dynamic voltage/frequency scaling (DVFS), heterogeneous many-core, performance constraints, low-power

Abstract

Faculty of Engineering – Ain Shams University Computer and Systems Engineering Department

Thesis title: Thread Migration Optimization for Chip Multiprocessors

Submitted by: Veronia Bahaa Fayez Iskandar

Degree: Bachelor of Science in Electrical Engineering (Computer and

Systems Engineering Department)

Abstract

Efficiently mapping threads to system cores is critical for achieving high performance and power efficiency in multicore systems. Conventional scheduling techniques do not take system heterogeneity and varying DVFS states into account and therefore do not produce efficient mappings. Additionally, since thread behavior varies throughout its execution, a fixed thread-to-core mapping is suboptimal. Dynamically scheduling threads to appropriate core states can significantly improve system throughput and decrease energy consumption. Scheduling decisions are of utmost importance in systems that have performance constraints to satisfy. The problem of thread assignment in order to meet performance or power constraints has been shown to be NP-complete and therefore exceedingly expensive to solve online. This thesis proposes an efficient heuristic for dynamically assigning threads to system cores such that performance requirements are met while minimizing the energy consumed. The heuristic can be applied to heterogeneous systems and homogeneous systems with DVFS capabilities. Simulation results show that the heuristic can be used online in hundred-core systems, with runtime overhead of less than 1 millisecond for 256-core systems.

Acknowledgment

Veronia Bahaa
Computer and Systems Engineering Department
Faculty of Engineering
Ain Shams University
Cairo, Egypt
October 2018

I would like to express my sincere appreciation to those who have helped and supported me in one way or the other during my work. Without any of them, this research work would not have been possible.

I am grateful to my supervisors, Dr. Cherif Salama and Dr. Mohamed Taher for their guidance and their help. Their valuable suggestions, comments and insights encouraged me to learn more day by day and helped me at various stages of my research.

A big thanks to my sister and my friends for providing me with support and encouragement throughout my years of study and through the process of researching and writing this thesis.

Lastly, and most importantly, I wish to thank my dear parents. They bore me, raised me, supported me, taught me, and loved me. This accomplishment would not have been possible without them. To them I dedicate this thesis.

Contents

A	bstra	ct						xii
Co	onter	nts						xiii
\mathbf{Li}	st of	Figure	es es					xvi
Li	st of	Tables					x	vii
1	Intr	oducti	on					1
	1.1	Resear	ch Contributions			 		4
	1.2	Thesis	Organization			 		5
2	Bac	kgroun	d and Related Work					7
	2.1	Backgr	ound			 		7
		2.1.1	Multithreaded Programming			 		7
		2.1.2	Application Variability			 		8
		2.1.3	Heterogeneous Architectures			 		8
		2.1.4	Constraints on Power and Performance			 		9
		2.1.5	Thread Migration			 		10
	2.2	Relate	d Work			 		12
		2.2.1	Thread Scheduling on Heterogeneous Systems .			 		13
		2.2.2	Methods Based on DVFS			 		15
		2.2.3	Reconfigurable Architectures			 		17
3	The	Threa	d Mapping Framework					19
	3.1	System	Model and Variables			 		19
	3.2	Proble	m Definition			 		21
	3.3	ILP for	rmulation			 		21
	3.4	Propos	sed Solution			 		22
		3.4.1	Initialization			 		22
		3.4.2	Move Generation			 		22
		3.4.3	Exchange			 		22
	3.5	Hetero	geneous Cores			 		23
	3.6	Homog	geneous Cores			 		26
		3.6.1	Per-core DVFS					27
		3.6.2	Fixed VF levels			 		27
1	Imp	lement	eation Details					30

Table of Contents xv

7	Con	nclusion	58
	6.5	Performance Constraints	52
		6.4.2 Benchmarks Runs	
		6.4.1 Solution Optimality	43
	6.4	Heuristic Optimality	43
	6.3	Scalability	43
	6.2	Complexity	43
	6.1	Comparison between Approaches	40
6	Res	ults and Evaluation	40
	5.5	Baseline System Configuration	38
	5.4	Homogeneous System Configuration	38
	5.3	Heterogeneous System Configuration	38
	5.2	Benchmarks	37
	5.1	Architectural Simulation	36
5 Ex		perimental Setup	36
	4.4	Thread Migration Cost	34
	4.3	Data Structures	34
	4.2	Control Intervals	32
	4.1	Prediction of Throughput and Power	30