

Ain Shams University Faculty of Engineering Electronics and Electrical Communications Engineering Department

Injection-Locked Frequency Multipliers

A Thesis submitted in partial fulfillment for the requirements of a Master of Science degree in Electrical Engineering Electronics and Electrical Communications Engineering Department

Mostafa Abdelrahman Hussein Essawy

B.Sc. of Electrical Engineering
(Electronics and Electrical Communications Engineering Department)
Ain Shams University, 2014

Supervised by Dr. Sameh Ahmed Assem Mostafa Ibrahim Dr. Hesham Abdel Salam Ahmed Omran

Cairo 2019



Ain Shams University
Faculty of Engineering
Electronics and Electrical Communications Engineering
Department

Injection-Locked Frequency Multipliers

by

Mostafa Abdelrahman Hussein Essawy

B.Sc. of Electrical Engineering (Electronics and Electrical Communications Engineering Department) Ain Shams University, 2014

Examiners' Committee

Title, Name and Affiliation

Prof. Mohamed Amin Dessouky
Faculty of Engineering, Ain Shams University,
Electronics and Electrical Communications Engineering Dept.

Prof. Mohamed Ibrahim Eladawy Salama
Faculty of Engineering, Helwan University,
Electronics, Communications and Computer Engineering Dept.

Dr. Sameh Ahmed Assem Mostafa Ibrahim
Faculty of Engineering, Ain Shams University,
Electronics and Electrical Communications Engineering Dept.

Date: 07/08/2019

Statement

This Thesis submitted in partial fulfillment for the requirements of a Master

of Science degree in Electrical Engineering, Electronics and Electrical Com-

munications Engineering Department.

The work included in this thesis was carried out by the author at the Elec-

tronics and Electrical Communications Engineering Department, Faculty of

Engineering, Ain Shams University, Cairo, Egypt.

No part of this thesis was submitted for a degree or a qualification at any other

university or institution.

Name: Mostafa Abdelrahman Hussein Essawy

Signature:

Date: August 2019

iv

Researcher Data

Name: Mostafa Abdelrahman Hussein Essawy

Date of Birth: 10/02/1992

Place of Birth: Bahrain

Last Academic Degree: B.Sc. in Electrical Engineering

Field of Specialization: Electronics and Communications

University issued the degree: Ain Shams University

Date of issued degree: 2014

Current job: Teaching Assistant at Faculty of Engineering, Ain

Shams University

Acknowledgments

First, all thanks to Allah, The Most Merciful, for giving the chance, strength and making me able to complete this work. I can never thank Allah enough for the countless bounties He blessed me. I acquired more intuitiveness and better understanding in terms of the personal and professional aspects. This was made possible only due to the continuous support that I received from my supervisors, family, friends, and colleagues. Thus, I would like to thank all the people who encouraged me to complete this work until writing the dissertation.

I would like to express my gratitude to my supervisors Dr. Sameh Ibrahim and Dr. Hesham Omran for their guidance, wise advice, useful suggestions, continuous motivation, and feedback. I still remember the first electronic course was given to me by Dr. Sameh Ibrahim. He introduced me to the world of integrated circuit (IC), and hence, I decided to choose the IC design track as my favorite career. I worked a lot with Dr. Hesham Omran, in which I co-taught with him a lot of undergraduate courses as a teaching assistant. I learned from him in all aspects of problem-solving, teaching, and writing. I feel very fortunate to work under his supervision. Thus, I really could not imagine better advisors for me than them and I am very thankful for their supervision in the undergraduate and postgraduate periods.

I need to thank Prof. Mohamed Dessouky and Prof. Mohamed Salama for serving as my defense committee members and investing their valuable time to read and judge my thesis work.

I am very grateful to all the IC Lab professors, as well as all my colleagues at Ain Shams University. I'd like to thank especially Dr. Mohamed El-Nozahi for supervising my graduation project, as it was the first step to start my journey into the IC design industry. I'd like also to thank Khaled Salem, Amr Khashaba, Amr Ibrahim, Mahmoud Yousry, Moustafa Ibrahim, Abdurrahman Darwish, Osama Nabil, Mohamed Ashour, Ahmed Hussein, Eslam Helal, Moustafa Mohamed, Mohamed, Mohamed, Mohamed El-Eraky, Sherif Ghozzy, and Mohamed Fouad for their help and encouragement. Their ideas and comments were so valuable for me to improve my work. I enjoyed listening to their experiences, stories, and jokes. They supported me greatly, and always willing to help me.

My deep gratitude then goes to my family. I would like to express my deepest appreciation and love to my parents. Their love, support, and prayers made every task easier. The most beautiful thing in the world is to see your parents smiling and you are the reason behind that smile. Many thanks to my brothers Hussein, Ahmed, and Khaled and my brother-in-law, Karim Elsabry. Their encouragement words are one of the main motives to finish this work.

Last but not least, I would like to especially thank my adorable wife, Nada and my lovely girl, Ruqayya. Without my wife's support, motivation, and encouragement this work would never have a chance to be finished. Whenever I felt with any difficulty in my life. I say that Allah, the lord of the world, blessed me with a wonderful family that supported me to continue my way and succeed in it. We started this journey together, passing by wonderful and hard times and we will continue enjoying it together till the end. Thank you for the love and light you bring it to my life.

Mostafa Abdelrahman Hussein Essawy

Electronics and Communications Engineering Department Ain Shams University, Cairo, Egypt August 2019 Faculty of Engineering – Ain Shams University

Electronics and Communications Engineering Department

Thesis title: Injection-Locked Frequency Multipliers

Submitted by: Mostafa Abdelrahman Hussein Essawy

Degree: Master of Science in Electrical Engineering

Abstract

Mostafa Abdelrahman Hussein Essawy "Injection-Locked Frequency

Multipliers", Master of Science dissertation, Ain Shams University,

2019.

The demand for energy-efficient clock generators grows with the spread of

internet-of-things (IoT) in our lives. The IoT building blocks are requested to

be very efficient so that the battery life could be extended. Besides that, re-

ducing the power consumption of these clock generators in Data Centers leads

to a reduction in costs of the electrical and cooling infrastructure of these

centers. Moreover, the batteries in the mobile phone platform are considered

the main challenge for mobile phone companies. There is a huge trend to

reduce the power consumption of frequency multipliers to extend the battery

life-time so that we can use a phone for a week and even more without charg-

ing it. This thesis aims to design a highly efficient and low power frequency

multiplier while suppressing the phase noise using the injection-locked tech-

nique. A low-power ring-oscillator-based injection-locked frequency multiplier

with a continuous frequency-tracking loop (FTL) that generates 2.4 GHz fre-

quency is proposed. This clock multiplier is designed for wireless local area

network (WLAN) applications. A low-power delay cell is used to enhance the

efficiency of the system. The FTL is used for continuous calibration of the ring voltage-controlled oscillator (VCO) frequency drift across process, supply, and temperature variations. The proposed architecture is designed using a 130-nm CMOS process node. Finally, a FoM is reported to compare to all other frequency multiplier designs.

Keywords: Low-power clock multipliers, Injection-locked frequency multiplier, Low-power delay cell, Frequency tracking loop, DCVSL-R cell, phase noise, Phase-locked loops.

Faculty of Engineering - Ain Shams University

Electronics and Communications Engineering Department

Thesis title: Injection-Locked Frequency Multipliers

Submitted by: Mostafa Abdelrahman Hussein Essawy

Degree: Master of Science in Electrical Engineering

Summary

This thesis is divided into five chapters as follows:

Chapter 1 is an introduction highlighting the frequency synthesizers and em-

phasizing its importance in many applications such as wireless communication

and wireline transceivers.

Chapter 2 includes a survey about different types and architectures of clock

generators including conventional PLLs, all-digital PLLs, multiplying delay-

locked loops (MDLLs) and injection-locked frequency multipliers (ILFMs),

comparing between all architectures in terms of area, power, and noise.

Chapter 3 depicts the different types of injection-locked frequency multipliers

and the proposed architecture. System design analysis is demonstrated includ-

ing the locking range, stability, and noise analyses. This chapter demonstrates

all building blocks for the proposed architecture in detail. The chapter ends

with the results of superior noise reduction and low power consumption. An

FoM is reported in order to compare the proposed solution with other state-

of-art architectures.

Х

Chapter 4 introduces the fractional operation challenges and illustrates an efficient solution for this issue. This chapter demonstrates the additional building blocks of the proposed architecture. Also, a technique is adopted to guarantee a calibrator to process, supply, and temperature (PVT) variations. The chapter ends with reporting the results of the proposed architecture and its superior FoM.

Chapter 5 begins with a summary of the thesis and lists its contributions. Finally, the chapter ends by suggesting future work including more optimization and extra features in the proposed Fractional-N ILFM system.

Contents

\mathbf{C}	onter	$_{ m nts}$		xiv
Li	st of	Figur	es	xvii
Li	st of	Table	\mathbf{s}	xix
N	omer	ıclatur	'e	xxiii
1	Intr	oduct	ion	1
	1.1	Freque	ency Multiplier	. 2
	1.2	Motiv	ation	. 4
	1.3	Frequ	ency Multiplier Applications	. 5
		1.3.1	Frequency Multiplier in Wireless Communication Transmitters	. 5
		1.3.2	Frequency Multiplier in Wireless Communication Re-	
			ceivers	. 6
		1.3.3	Frequency Multiplier in Wireline Transceivers	. 8
	1.4	Disser	rtation Organization	. 9
2	Free	quency	Mutliplier Architectures	11
	2.1	Conve	entional Phase-Locked Loop	. 11
		2.1.1	Integer-N Phase-Locked Loop	. 12
		2.1.2	Fractional-N Phase-Locked Loop	. 15
			2.1.2.1 Classical Fractional-N PLL	. 16
			2.1.2.2 Sigma-Delta Fractional-N PLL	. 18
	2.2	All-Di	igital Phase-Locked Loops	. 21
	2.3	DLL-l	based Frequency Mutlipliers	. 25
		2.3.1	Analog Current Starved Delay Cell	. 26
		2.3.2	Digital Current Starved Delay Cell	. 27

xiii

		2.3.3 Shunt Capacitance Delay Cell	28		
	2.4	Injection-Locked Frequency Multipliers			
	2.5	Frequency Multipliers Architectures Comparison	32		
3	Inte	eger-N ILFM with a Continous FTL Loop	33		
	3.1	Injection-Locked Technique Modeling	33		
	3.2	Prior Injection-Locked Frequency Multipliers	37		
	3.3	Proposed ILFM with a Low-Power Consumption Delay Cell $$	40		
		3.3.1 Noise and Stability Analysis	42		
		3.3.2 ILFM Building Blocks	45		
		3.3.2.1 Pulse Generator	45		
		3.3.2.2 Differential Cascode Voltage Switch Logic with			
		Resistance (DCVSL-R) Delay Cell	47		
		3.3.2.3 Dual Edge Phase Detector and Charge Pump .	52		
	3.4	ILFM Results	55		
	3.5	ILFM Summary	62		
4	Fra	ctional-N ILFM with a Continous FTL	63		
4	Fra	ctional-N ILFM with a Continous FTL Injection-Locked Fractional Main Operation			
4			65		
4	4.1	Injection-Locked Fractional Main Operation	65 70		
4	4.1 4.2	Injection-Locked Fractional Main Operation	65 70 71		
4	4.1 4.2	Injection-Locked Fractional Main Operation	65 70 71 71		
4	4.1 4.2	Injection-Locked Fractional Main Operation	65 70 71 71 74		
4	4.1 4.2 4.3	Injection-Locked Fractional Main Operation	65 70 71 71 74 79		
4	4.1 4.2 4.3	Injection-Locked Fractional Main Operation Proposed Fractional-N with Continous FTL Loop Fractional-N ILFM building blocks 4.3.1 Digitally-Controlled Delay Line 4.3.2 Sigma-Delta Fractional-N ILCM Compelete Fractional-N ILFM System Fractional-N ILFM Simulation Results	65 70 71 71 74 79 82		
5	4.1 4.2 4.3 4.4 4.5 4.6	Injection-Locked Fractional Main Operation Proposed Fractional-N with Continous FTL Loop Fractional-N ILFM building blocks 4.3.1 Digitally-Controlled Delay Line 4.3.2 Sigma-Delta Fractional-N ILCM Compelete Fractional-N ILFM System Fractional-N ILFM Simulation Results	65 70 71 71 74 79 82		
	4.1 4.2 4.3 4.4 4.5 4.6	Injection-Locked Fractional Main Operation	65 70 71 71 74 79 82 92		
	4.1 4.2 4.3 4.4 4.5 4.6	Injection-Locked Fractional Main Operation	65 70 71 71 74 79 82 92		
5	4.1 4.2 4.3 4.4 4.5 4.6 Cor 5.1 5.2	Injection-Locked Fractional Main Operation Proposed Fractional-N with Continous FTL Loop Fractional-N ILFM building blocks 4.3.1 Digitally-Controlled Delay Line 4.3.2 Sigma-Delta Fractional-N ILCM Compelete Fractional-N ILFM System Fractional-N ILFM Simulation Results Fractional-N ILFM Summary Inclusion and Future Work Conclusion	65 70 71 71 74 79 82 92 93 93		

List of Figures

1.1	Data center $room[1]$	2
1.2	Frequency multiplier	3
1.3	Possible output signals of a frequency multiplier [2]	3
1.4	Frequency scaling in generating local clock	5
1.5	Block diagram of a wireless communication transmitter	6
1.6	Block diagram of a wireless communication receiver	7
1.7	Frequency Selection using programmable LO	8
1.8	Block diagram of a wireline transceiver	9
2.1	Conventional phased-locked loop	13
2.2	Linear model of integer-N PLL	14
2.3	Fractional-N division ratio timing diagram	16
2.4	Classical-N fractional-N PLL	17
2.5	Multi-modulus divider block diagram	18
2.6	Sigma-delta fractional-N PLL	19
2.7	All-Digital fractional-N PLL block diagram	22
2.8	All-Digital fractional-N PLL with a QNC technique	23
2.9	All-Digital fractional-N PLL with enhanced QNC technique	24
2.10	DLL-based frequency multiplier block diagram	25
2.11	Analog current starved delay cell	27
2.12	Digital current starved delay cell	28
2.13	Shunt capacitance delay cell	29
2.14	ILFM System (a) Block diagram (b) Transient response for in-	
	put and output signals	30
2.15	Output phase noise of free-running and Injected-Locked VCO	31
3.1		34
3.2	Conventional LC-oscillator model	35