

AIN SHAMS UNIVERSITY

FACULTY OF ENGINEERING

Electronics and Electrical Communications Engineering

Injection-Locked Ring Oscillators

A Thesis submitted in partial fulfillment of the requirements of the degree of Master of Science in Electrical Engineering

(Electronics and Electrical Communications Engineering)

by

Eman Salah El-Din Fahmy Ibrahim

Master of Science in Electrical Engineering

(Electronics and Electrical Communications Engineering)

Faculty of Engineering, Ain Shams University, 2019

Supervised By

Prof. Dr. Ismail Mohamed Hafez

Dr. Sameh Assem Ibrahim

Cairo - (2019)



AIN SHAMS UNIVERSITY

FACULTY OF ENGINEERING

Electronics and Electrical Communications Engineering Department

Injection-Locked Ring Oscillators

В

Eman Salah El-Din Fahmy Ibrahim

Master of Science in Electrical Engineering

(Electronics and Electrical Communication Engineering)

Examiners' Committee

Name and Affiliation		Signature
Prof. Dr. Elsayed Mostafa Saad	(Examiner)	
Electronics, Communications and Computer Faculty of Engineering, Helwan University	Engineering Dept.,	
Prof. Dr. Wagdy Refaat Anis	(Examiner)	
Electronics and Electrical Communication Er Faculty of Engineering, Ain Shams University		
Prof. Dr. Ismail Mohamed Hafez	(Supervisor)	
Electronics and Electrical Communication Er Faculty of Engineering, Ain Shams University		
Dr. Sameh Assem Ibrahim	(Supervisor)	
Electronics and Electrical Communication Er		

Date

Statement

This thesis is submitted as a partial fulfillment of Master of Science in Electrical Engineering Engineering, Faculty of Engineering, Ain shams University.

The author carried out the work included in this thesis, and no part of it has been submitted for a degree or a qualification at any other scientific entity.

Student name
Eman Salah El-Din Fahmy Ibrahim
Signature
Date:

Researcher Data

Name : Eman Salah El-Din Fahmy Ibrahim

Date of birth : 24th of April, 1991

Place of birth : Cairo, Egypt

Last academic degree : Bachelor of Science in Electrical Engineering

Field of specialization : Electronics and Communications Engineering

University issued the degree : Ain Shams University

Date of issued degree : July 2013

Current job : AMS Design and Co-simulation Engineer at

ICpedia, Synopsys Inc.

Thesis Summary

This thesis discusses the analysis and the design of an injection-locked ring oscillator for forward-clocking architecture in serial-link transceivers. The injection locking mechanism is analysed and employed in the super-harmonic injection locking scheme.

In this scheme, super-harmonic injection is introduced to a ring oscillator to achieve low phase noise, low rms jitter and a better figure of merit. The ring oscillator was built using Maneatis delay cells for its advantages, like the simple design, high supply/substrate noise rejection and good control over delay.

Simulation results of a 130-nm CMOS design demonstrate the feasibility of the proposed design, achieving the lowest phase noise, jitter and area consumption with respect to many other designs and topologies. It operates at a frequency of 1.52 GHz, with an injection clock of 7.6 GHz. Simulation results show a 58-MHz locking range, achieved with a power consumption of 9.93 mW. Simulation results of RMS jitter, phase noise and phase deskew across a range of oscillation frequencies (1.51 GHz \rightarrow 1.53 GHz) are illustrated and discussed.

The thesis is divided into five chapters, in addition to lists of contents, figures, tables, abbreviations and symbols, as well as list of references and publications.

Chapter 1

Chapter 1 is an introduction that discusses the evolution of different clocking architectures and an overview of serial-link transceivers, followed by the problem statement and thesis outline.

Chapter 2

Chapter 2 is an introduction to injection locking, its advantages and disadvantages, and the most common design considerations. In addition, a literature survey of different implementations and structures of oscillators and delay cells is included.

Chapter 3

Chapter 3 introduces the proposed architecture and discusses the circuit level of the design in 130-nm CMOS technology.

Chapter 4

Chapter 4 includes the simulation results of the proposed design, in addition to a comparison with other published designs.

Chapter 5

Finally, chapter 5 concludes the thesis and proposes some suggestions for future work.

Key words: Injection Locking, Injection Locked Oscillators, Ring Oscillators, ILO, ILRO, super-harmonic, Maneatis Delay Cell, Phase Noise, Time Jitter.

Acknowledgment

All praise is due to Allah, the Lord of the Worlds. The Beneficent, the Merciful.

I would like to seize the opportunity to express my sincere gratitude to all the people who have contributed or offered their support during this journey.

First, I would like to thank my supervisor, Dr. Sameh Assem Ibrahim, for his guidance and support from the beginning of the research to the completion of the thesis. His technical expertise and encouragement have been of great value and helped me shape the thesis. I'd like also to thank my supervisor Prof. Dr. Ismail Mohamed Hafez for his guidance and support. It is a privilege to have two supervisors who provided me with all the support I could need.

Special thanks to Prof. Dr. Wagdy Anis and Prof. Dr. El-Sayed Mostafa for acting as my defense committee members and dedicating some of their valuable time to read and judge my thesis work.

Second, I would like to show my deepest thanks to my friends, Eng. Salma El-Sawy and Eng. Sherif El-Hoseiny, for their time, support and continuous motivation. I would also like extend my gratitude to all my friends for their encouragements, especially my dear friends: Basma Atef, Aya Emad, Aya Galal, Yasmeen Essam, Eman Omar, Amina Ahmed, Shrouk Shafie, Nehal Kamal and Ola Abdel-Aziz, who have always supported me.

Finally and most importantly, I thank my parents and my brothers for their love, sacrifice and constant motivation, especially my mother, whose unwavering support has made this graduate school journey possible despite all the obstacles.

Eman Salah El-Din

Cairo, Egypt

November 2019

Table of Contents

Thesis Summaryvi
Acknowledgmentviii
List of Figuresxii
List of Tablesxv
Abbreviations xvi
List of Symbolsxviii
Chapter 1 1
Introduction1
1.1 Background
1.2 Clocking Architectures
1.3 Problem Statement
1.4 Thesis Outline
Chapter 2
Literature Survey
2.1 Introduction
2.2 Theory of Injection Locking
2.3 Advantages of Injection Locking
2.4 Drawbacks of Injection Locking
2.5 Types of Oscillators
2.5.2 Ring Oscillators
2.5.3 Model Analysis

2.6 Types of Ring Oscillators	20
2.7 Voltage – Controlled Oscillators	24
2.8 Design Considerations for ILOs	25
2.9 Different Implementations of Delay Cells	30
2.10 Different Implementations of ILOs	37
Chapter 3	42
Proposed Super-harmonic Injection-locked Ring Oscillator	42
3.1 Introduction	42
3.2 Modelling	43
3.3 Implementation	44
3.3.1 Deskewing and Detuning	53
Chapter 4	54
Simulation Results	54
4.1 Transient Simulations	54
4.2 Noise Simulations	57
4.3 Post-Layout Simulations	65
4.4 Results Summary and Comparisons	67
Chapter 5	72
Conclusions and Suggestions for Future Work	72
5.1 Summary and Conclusions	72
5.2 Major Contributions	73
5.3 Suggestions for Future Works	74
Appendix A	75

1) Total RMS Jitter Matlab Code	75
References	76
Publications	83

List of Figures

	Figure 1.1 Evolution of Communication Systems vs. Data Rate [1]	2
	Figure 1.2 Serial Link Transceiver Block Diagram (Embedded Clock	ing
Sc	heme) [1]	3
	Figure 1.3 Common Clock I/O Architecture	5
	Figure 1.4 Embedded Clock I/O Architecture	6
	Figure 1.5 Forwarded Clock I/O Architecture	7
	Figure 1.6 One Shared Clock Channel for Multiple Data Lanes	7
	Figure 1.7 Forwarded-Clock Receiver with DLL/PLL and PI	9
	Figure 2.1 Block Diagrams of (a) Free-Running Oscillator, (b) Injecti	on-
Lo	ocked Oscillator	13
	Figure 2.2 Basic LC oscillator	17
	Figure 2.3 Basic Ring Oscillator	18
	Figure 2.4 Vector Diagram of the ILO Model	19
	Figure 2.5 Single-Ended Ring Oscillator Delay Cell	21
	Figure 2.6 Differential Structure Block Diagram	21
	Figure 2.7 Pseudo-Differential Structure: (a) Odd Number of Stages	(b)
Εv	ven Number of Stages	22
	Figure 2.8 Negative-Skewed Delay Cell	23
	Figure 2.9 Negative-Skewed Ring Oscillator	24
	Figure 2.10 Block Diagram of VCO	24
	Figure 2.11 Output Frequency vs. Control Voltage	25
	Figure 2.12 Time Jitter Illustration	27
	Figure 2.13 Ideal Signal vs. Real Signal with Phase Noise	29
	Figure 2.14 Differential Delay Cell	31
	Figure 2.15 Different Implementations of Variable Load Resistance	32
	Figure 2.16 Symmetric Load	33

	Figure 2.17 I-V Characteristics of Symmetric Load	. 34
	Figure 2.18 Maneatis Delay Cell	. 35
	Figure 2.19 Symmetric I-V Characteristics of Maneatis PMOS Loads	. 35
	Figure 2.20 Bias Generation Circuit	. 36
	Figure 2.21 Self-Injection Technique in ILQVCO	. 38
	Figure 2.22: (a) 16-phase ILRO (b) Schemtaic of the Delay Cell	. 39
	Figure 2.23 ILRO and its Core	. 40
	Figure 3.1 Block Diagram of Super-harmonic ILO	. 43
	Figure 3.2 Schematic of the Proposed Super-harmonic ILRO	. 45
	Figure 3.3 ILO and RX Samplers	. 46
	Figure 3.4 Maneatis Delay Cell with Injection Signal	. 47
	Figure 3.5 40-thermometer code NMOS Current Source	. 50
	Figure 3.6 Replica Cell	. 51
	Figure 3.7 Output Buffers	. 51
	Figure 3.8 External Buffers and Capacitive Load	. 53
	Figure 4.1 Injection Clock vs. Output [P0]	. 55
	Figure 4.2 ILO Differential Outputs [P0] and [P5]	. 56
	Figure 4.3 ILO Locking Range Simulation Results	. 57
	Figure 4.4 Phase Noise Before and After Injection	. 58
	Figure 4.5 Phase Noise Performance of ILRO	. 60
	Figure 4.6 Jitter Performance of ILRO	. 60
	Figure 4.7 Phase Noise at Frequency Offset of 1 MHz for Diffe	rent
In	jection Frequencies	. 61
	Figure 4.8 Phase Deskew Range	. 62
	Figure 4.9 Phase Deskew at Different Injection Efficiencies	. 63
	Figure 4.10 Overlaid Waveforms of the Deskewed Outputs	. 64
	Figure 4.11 Zoomed-in Overlaid Waveforms	. 64
	Figure 4.12 VCO Gain	. 65

Figure 4.13 Layout of the ILO	66
Figure 4.14 ILO's Output Frequency after Layout	67
Figure 4.15 Two differential Output Clocks after Layout	67
Figure 4.16 Post-Layout Phase Noise before and after Injection	68

List of Tables

Table 3.1 Sizes of Transistors	51
Table 3.2 Estimated Area Breakdown	52
Table 4.1 Injection Efficiency vs. Phase Deskew	63
Table 4.2 Area after Layout	66
Table 4.3 Pre-layout vs. Post-layout Simulation Results	68
Table 4.4 Summary of the Simulation Results of the	Proposed
ILRO	69
Table 4.5 Comparison to Published Works	71