

سامية محمد مصطفى



شبكة المعلومات الجامعية

بِسْمِ اللَّهِ الرَّحْمَنِ الرَّحِيمِ




سامية محمد مصطفى



شبكة المعلومات الجامعية



شبكة المعلومات الجامعية التوثيق الالكتروني والميكروفيلم



سامية محمد مصطفى



شبكة المعلومات الجامعية

جامعة عين شمس

التوثيق الإلكتروني والميكروفيلم

قسم

نقسم بالله العظيم أن المادة التي تم توثيقها وتسجيلها
علي هذه الأقراص المدمجة قد أعدت دون أية تغيرات



يجب أن

تحفظ هذه الأقراص المدمجة بعيدا عن الغبار



سامية محمد مصطفى



شبكة المعلومات الجامعية



بعض الوثائق الأصلية تالفة



سامية محمد مصطفى




شبكة المعلومات الجامعية



بالرسالة صفحات

لم ترد بالأصل





Cairo university
Faculty of Engineering
Electronics & Communications Dept.

Handwritten signature

FPGA BASED TELETEXT DECODER DESIGN

A Thesis Submitted To The Electronics and Communications Department
In Partial Fulfilment of The Requirements of
The Degree of Master of Science

BY

HELAL IBRAHIM HELAL
B.Sc. In Electronic Engineering

UNDER THE SUPERVISION OF:


Prof. Dr. E. A. TALKHAN

Prof. Dr. A. E. SALAMA

B

1995

18A7C




ACKNOWLEDGEMENTS

I wish to express my sincere gratitude to my supervisors, professor E.A. Talkhan and professor A.E. Salama for supervising me during this work.

In particular, I would like to thank them for providing access to many resources without which this work would not have seen the light. Their invaluable suggestions helped in overcoming many of difficult problems, both technical and non-technical.

Also, I would like to thank the team of Hamman Mahmoud laboratory for thier support and encouragement.

Finally, I would like to express my sincere gratitude to my parents and family for their patience and support.




ABSTRACT

This thesis deals with the use of FPGA (Field Programmable Gate Array) in modern digital design.

Since their introduction in the late eighties , FPGA has been progressively utilized in many custom Application Specific Integrated Circuits (ASICs). The use of FPGA for realizing data processing function and Teletext based decoders is addressed in this thesis . In particular we utilize Xilinx FPGA for implementing systolic multiplier as well as carry select adder .

Moreover, the teletext acquisition part is completely implemented and realized . In, all our designs we have utilized modern CAD tools that automates many of the design steps, and verifies the performance of the designed systems .



CONTENTS

	Page
CHAPTER ONE	1
INTRODUCTION	1
CHAPTER TWO	3
DESIGNING USING FPGAs AND COMPARISON BETWEEN DIFFERENT TYPES	3
2-1 What Is An FPGA?	3
2-2 Economics Of FPGAs	4
2.3 Implementation Process	5
2.4 Commercially Available FPGAs	7
2.5 Programming Technologies	8
2.5.1 Static RAM Programming Technology	9
2.5.2 Anti - Fuse Programming Technology	10
2.5.3 EPROM And EEPROM Programming Technology	13
2.5.4 Summary Of Programming Technology	15
2.6 Comparison Between Available FPGAs	16
2.7 Xilinx FPGAs	17
2.7.1 Xilinx Xc 2000	18
2.7.2 Xilinx Xc 3000	20
2.2.1.3 Xilinx Xc 4000	21
CHAPTER THREE	25
XILINX IMPLEMENTATION AND APPLICATIONS...	25
3.1 Introduction	25

3.2 Design Implementation and Verification Procedure System ...	26
3.2.1 Design Entry	26
3.2.2. Design Implementation	27
3.2.3. Performance and Design Verification	27
3.3. Adders	30
3.3.1 Full Adder Realization	30
3.3.2 Carry Select Adder	33
3.3.3 Carry Select Adder Implementation	33
3.4. Multipliers	38
3.4.1 Full Systolic Binary Multipliers	38
3.4.2 Full Systolic Binary Multiplier Implementation	42
3.4.2.1 Elemental Processor Realization	42
3.4.2.2 Full Systolic Binary Multiplier (3x3 bit)	44

CHAPTER FOUR	50
TELETEXT DECODER	50
4.1 Introduction	50
4.2. The Basic Teletext System	50
4.3. Service Organization	52
4.4. The Teletext Display	52
4.4.1. Determination of Character Size	52
4.4.2. Display Characters	53
4.4.3. Character Coding	53
4.5. The Teletext TV Line	57
4.5.1. Data Encoding	57
4.5.2. Decoder Synchronization	58
4.5.3. Addressing Data	59
4.5.4. Hamming Error Protection	59
4.5.5. Magazine And Row Address Group	62

4.5.6. Teletext Display Packets 1-23	62
4.5.7. Header Row Format	63
4.5.8. Header Control Bits	65
4.6. The Teletext Signal	65
4.6.1. Bit Rate	66
4.6.2. Data Rate	66
4.7. Teletext Decoder Block Diagram	67
4.7.1. VIP Block (IC)	67
4.7.2. TIC	68
4.7.3. TAC Block (IC)	69
4.7.4. RAM Store	70
4.7.5. TROM	70
4.8 Display Format	71

CHAPTER FIVE 73

FPGA - BASED TELETEXT ACQUISITION AND CONTROL 73

5.1 Introduction	73
5.2 Functional Description of TAC	73
5.3 Design of Teletext Acquisition and Control (TAC)	76
5.3.1 Serial / Parallel Converter and Latch Stage	76
5.3.2 Framing Code Block	76
5.3.3 Counters Stages	76
5.3.4 Hamming Detection and Correction Block	80
5.3.5 Parity Check Block	80
5.3.6 Multiplexers Block	80
5.3.7 Comparing Stage	80
5.3.8 Control Circuits Of TAC	85
5.4 Xilinx Implementation	88

5.5 Implementation Hardware Verification	94
5.6 Implementation Simulation Verification	94
CHAPTER SIX	97
DISCUSSIONS AND CONCLUSIONS	97
REFERENCES	99
Appendix A	103
Programming of LCA	103
A.1 Downloaded Design By Using Demo Board	103
A.2 EPROM Program of LCA	104