

بسم الله الرحمن الرحيم





شبكة المعلومات الجامعية التوثيق الالكتروني والميكروفيلم



جامعة عين شمس

التوثيق الإلكتروني والميكروفيلم

قسم

نقسم بالله العظيم أن المادة التي تم توثيقها وتسجيلها
علي هذه الأقراص المدمجة قد أعدت دون أية تغيرات



يجب أن

تحفظ هذه الأقراص المدمجة بعيدا عن الغبار






بعض الوثائق الأصلية تالفة





بالرسالة صفحات
لم ترد بالأصل





LOW-NOISE WIDE-BANDWIDTH PHASE-DOMAIN ALL-DIGITAL FRACTIONAL-N PHASE-LOCKED LOOP

By

Kareem Ramadan Mahmoud Rashed

A Thesis Submitted to the
Faculty of Engineering at Cairo University
in Partial Fulfillment of the
Requirements for the Degree of
MASTER OF SCIENCE
in
Electronics and Communications Engineering

FACULTY OF ENGINEERING ,CAIRO UNIVERSITY
GIZA,EGYPT
2020

LOW-NOISE WIDE-BANDWIDTH PHASE-DOMAIN ALL-DIGITAL FRACTIONAL-N PHASE-LOCKED LOOP

By

Kareem Ramadan Mahmoud Rashed

A Thesis Submitted to the
Faculty of Engineering at Cairo University
in Partial Fulfillment of the
Requirements for the Degree of
MASTER OF SCIENCE
in
Electronics and Communications Engineering

Under the Supervision of

Prof. Ahmed Nader Mohieldin Dr. Faisal Abdel-Latif Hussien

Professor

Assistant Professor

Electronics and Communications Engineering

Electronics and Communications Engineering

Faculty of Engineering , Cairo University

Faculty of Engineering , Cairo University

FACULTY OF ENGINEERING ,CAIRO UNIVERSITY
GIZA,EGYPT
2020

LOW-NOISE WIDE-BANDWIDTH PHASE-DOMAIN ALL-DIGITAL FRACTIONAL-N PHASE-LOCKED LOOP

By

Kareem Ramadan Mahmoud Rashed

A Thesis Submitted to the
Faculty of Engineering at Cairo University
in Partial Fulfillment of the
Requirements for the Degree of
MASTER OF SCIENCE
in
Electronics and Communications Engineering

Approved by the Examining Committee:

Prof. Ahmed Nader Mohieldin,	Thesis Main Advisor
-------------------------------------	---------------------

Dr. Hassan Mostafa Mostafa,	Internal Examiner
------------------------------------	-------------------

Dr. Mohamed Ahmed El-Nozahi, Associate Professor Faculty of Engineering, Ain Shams University	External Examiner
--	-------------------

FACULTY OF ENGINEERING ,CAIRO UNIVERSITY
GIZA,EGYPT
2020

Engineer's Name: Kareem Ramadan Mahmoud Rashed
Date of Birth: 04/05/1993
Nationality: Egyptian
E-mail: kareemrashed720@gmail.com
Phone: 01122559454
Address: Al-Saff Al-Balad, Al-Saff, Giza, Egypt
Registration Date: 01/10/2016
Awarding Date: -/-/-
Degree: Master of Science
Department: Electronics and Communications Engineering



Supervisors:

Prof. Ahmed Nader Mohiieldin
Dr. Faisal Abdel-Latif Hussien

Examiners:

Prof. Ahmed Nader Mohiieldin (Thesis Main Advisor)
Dr. Hassan Mostafa Mostafa (Internal Examiner)
Dr. Mohamed Ahmed El-Nozahi (External Examiner)
Associate Professor
Faculty of Engineering, Ain Shams University

Title of Thesis:

**Low-Noise Wide-Bandwidth Phase-Domain All-Digital
Fractional-N Phase-Locked Loop**

Key Words:

All-Digital Phase-Locked Loop (ADPLL); Low Power; Wide Bandwidth;
Time-to-Digital Converter (TDC); Digital-to-Time Converter (DTC)

Summary:

In this thesis, an ADPLL that employs a high-resolution TDC and a high-linearity DTC to achieve low in-band phase noise and spurs with wide bandwidth and low power consumption is presented. The TDC/DTC set is implemented in TSMC-40nm CMOS process. A time-amplifier based TDC (TA-TDC) is utilized to achieve a sub-gate delay resolution of 3.2 pS. The TA-TDC achieves an integral nonlinearity (INL) less than 0.5 LSB and power consumption of 108 uW. A constant-slope DTC (CS-DTC) that leverages the concept of charge redistribution is proposed. The CS-DTC achieves 0.3 LSB INL. Consequently, a fractional spur of level better than -48 dBc/Hz is expected at the PLL output. The DTC achieves 1.7 pS_{rms} integrated jitter which dominates the in-band phase noise of the PLL. The CS-DTC consumes only 8 uA from 1.1 V supply. The PLL was able to achieve 1.44 MHz bandwidth at 2.5 GHz output frequency using 50 MHz reference. The PLL achieves better than -106 dBc/Hz in-band phase noise which translates to an integrated RMS-jitter of 682 fS.

Disclaimer

I hereby declare that this thesis is my own original work and that no part of it has been submitted for a degree qualification at any other university or institute.

I further declare that I have appropriately acknowledged all sources used and have cited them in the references section.

Name: Kareem Ramadan Mahmoud Rashed

Date:

Signature:

Table of Contents

Disclaimer	i
Table of Contents	ii
List of Tables	iv
List of Figures	v
List of Abbreviations	vii
List of Publications	ix
Abstract	x
1 INTRODUCTION	1
1.1 Introduction	1
1.2 Phase-Locked Loop (PLL) Based Frequency Synthesis	2
1.3 PLL Design Parameters	2
1.4 Charge-Pump Phase-Locked Loop (CP-PLL)	4
1.5 All-Digital Phase-Locked Loop (ADPLL)	5
1.6 Thesis Organization	6
2 ALL-DIGITAL PHASE-LOCKED LOOP	7
2.1 Introduction	7
2.1.1 Divider-Based ADPLL	7
2.1.2 Counter-Based ADPLL	9
2.2 Phase-Domain ADPLL	10
2.3 DTC-Based ADPLL	16
3 ADPLL SYSTEM ANALYSIS	21
3.1 Introduction	21
3.2 ADPLL Modeling And Loop Response	21
3.3 ADPLL Noise Analysis	30
3.4 ADPLL Time-Domain Model	41
4 TIME-TO-DIGITAL CONVERTER	44
4.1 Introduction	45
4.2 TDC Architectures	46
4.2.1 Counter-Based TDC	46
4.2.2 Delay-Line TDC	46
4.2.3 Vernier TDC	48
4.2.4 Gated Ring Oscillator (GRO) TDC	49
4.2.5 Cyclic TDC	50
4.2.6 Two-Step TDC	51
4.3 TA-TDC	51
4.3.1 TA	52

4.3.2	Delay-Line	54
4.4	TA-TDC Performance	56
4.4.1	TA-TDC Layout	56
5	DIGITAL-TO-TIME CONVERTER	60
5.1	Introduction	61
5.2	DTC Architectures	62
5.2.1	Delay-Line DTC	62
5.2.2	Variable-Slope DTC	63
5.2.3	Phase-Interpolation Based DTC (PI-DTC)	66
5.2.4	Two-Step DTC	66
5.3	Linearity Enhancement Techniques	67
5.4	Constant-Slop DTC (CS-DTC)	68
5.5	Proposed Architecture And Operation	70
5.6	Threshold Comparator	74
5.7	Current-Based DAC	77
5.8	Capacitor-Based DAC (C-DAC)	80
5.9	CS-DTC Performance	85
6	CONCLUSION	89
	References	91
	Appendix A MATLAB CODE FOR ADPLL NOISE CALCULATION	95
	Appendix B ADPLL VERILOG-A MODEL	101

List of Tables

3.1	Parameters used for overall noise calculation	40
3.2	Loop parameters used for time-domain simulation	41
5.1	Performance comparison with the state-of-the-art DTCs	88

List of Figures

1.1	Simplified block diagram of wireless transceiver.	1
1.2	PLL based frequency synthesizer.	2
1.3	Effect of phase noise on the output spectrum.	3
1.4	Static characteristic of a DAC.	4
1.5	Simplified block diagram of CP-PLL.	5
2.1	The analogy between CP-PLL and divider-based ADPLL.	8
2.2	Simplified block diagram of counter-based ADPLL.	9
2.3	Phase-domain ADPLL.	10
2.4	Phase-domain ADPLL integer-2 operation.	11
2.5	Phase-domain ADPLL fractional- $2\frac{1}{3}$ operation.	12
2.6	ADPLL fractional- $2\frac{1}{3}$ operation with snapshotting.	13
2.7	ADPLL timing diagram.	14
2.8	ADPLL fractional- $2\frac{1}{3}$ operation with snapshotting and CKR generation.	15
2.9	Phase-domain ADPLL with snapshotting and CKR generation.	16
2.10	Top level block diagram of the ADPLL.	18
2.11	ADPLL fractional- $2\frac{1}{3}$ operation based on phase prediction.	19
3.1	Z-domain model of phase-domain ADPLL.	22
3.2	S-domain model of phase-domain ADPLL.	24
3.3	Digital filter types.	25
3.4	Phase margin versus ζ	28
3.5	Closed-loop magnitude response for different values of ζ	28
3.6	Closed-loop step response for different values of ζ	29
3.7	Closed-loop step response for different values of ω_{3dB}	29
3.8	Closed-loop magnitude response for $N = 50$, $\alpha = 2^{-3}$, $\rho = 2^{-7}$	30
3.9	Closed-loop step response for $N = 50$, $\alpha = 2^{-3}$, $\rho = 2^{-7}$	31
3.10	S-domain model of phase-domain ADPLL with noise sources.	32
3.11	Reference noise and the corresponding output phase noise	33
3.12	Simplified block diagram for the PLL loop when TDC noise is considered the loop's input.	34
3.13	TDC quantization noise and the corresponding output phase noise.	35
3.14	DTC noise and the corresponding output phase noise.	36
3.15	Simplified block diagram for the PLL loop when DCO noise is considered the loop's input.	37
3.16	DCO noise and the corresponding output phase noise.	38
3.17	Overall output noise with the contribution of each noise.	39
3.18	Overall output noise with $\sigma_{j,DTC}$ equals 0.5 ps.	40
3.19	Time-domain simulation results of the ADPLL: TDC output in decimal representation.	42
3.20	Time-domain simulation results of the ADPLL: PHE in decimal representation.	42
3.21	ADPLL output frequency settling.	43
4.1	Counter-based TDC.	46

4.2	Delay-line TDC (a) block diagram, (b) timing diagram.	47
4.3	Vernier TDC.	48
4.4	GRO TDC [25]	49
4.5	TA-TDC block diagram.	51
4.6	Time-amplifier schematic.	52
4.7	TA gain: (a) Nominal corner, (b) across process mismatch.	53
4.8	TA phase noise.	54
4.9	Buffer mismatch.	55
4.10	Sense-amplifier schematic.	55
4.11	Monte-carlo simulation results of comparator's input device voltage offset mismatch	57
4.12	Monte-carlo simulation results of FF time offset mismatch	57
4.13	TA-TDC transfer function.	58
4.14	Monte-carlo simulation results of DNL and INL.	58
4.15	TA-TDC layout: (a) TA layout, (b) Delay-line layout.	59
5.1	Delay-line DTC.	61
5.2	Delay-line DTC with variable length chain.	62
5.3	Vernier DTC (a) block diagram, (b) delay element.	63
5.4	Simplified block diagram of variable-slope DTC.	63
5.5	Variable-slope DTC ramping signal.	64
5.6	Variable-slope DTC realised as (a) cap bank based, (b) current DAC based, (c) resistor array based.	65
5.7	Phase-Interpolation based DTC.	66
5.8	Constant-slop DTC block diagram.	68
5.9	Constant-slop DTC ramping signal.	69
5.10	Proposed CS-DTC architecture.	70
5.11	Proposed CS-DTC operation.	71
5.12	Proposed CS-DTC timing diagram.	72
5.13	High- V_{th} inverter transfer characteristic	73
5.14	Linearity performance of the threshold comparator (a) RMS-INL, (b) RMS-DNL.	75
5.15	Current DAC architecture.	76
5.16	Current DAC transfer function	77
5.17	Linearity performance of the current DAC (a) DNL, (b) INL.	78
5.18	Linearity performance of the current DAC (a) RMS-DNL, (b) RMS-INL.	79
5.19	C-DAC architecture	81
5.20	C-DAC power consumption.	82
5.21	Monte-carlo simulation results of C-DAC unit.	83
5.22	Linearity performance of the C-DAC (a) RMS-DNL, (b) RMS-INL.	84
5.23	CS-DTC transfer function.	85
5.24	Linearity performance of the CS-DTC (a) DNL, (b) INL.	86
5.25	I_v at $DTC_{ctrl} = 127$ across V_{st}	87
5.26	Proposed CS-DTC phase noise.	88