



شبكة المعلومات الجامعية
التوثيق الإلكتروني والميكروفيلم

بسم الله الرحمن الرحيم



MONA MAGHRABY



شبكة المعلومات الجامعية
التوثيق الإلكتروني والميكرو فيلم



شبكة المعلومات الجامعية التوثيق الإلكتروني والميكرو فيلم



MONA MAGHRABY



شبكة المعلومات الجامعية
التوثيق الإلكتروني والميكروفيلم

جامعة عين شمس

التوثيق الإلكتروني والميكروفيلم

قسم

نقسم بالله العظيم أن المادة التي تم توثيقها وتسجيلها
علي هذه الأقراص المدمجة قد أعدت دون أية تغيرات



يجب أن

تحفظ هذه الأقراص المدمجة بعيدا عن الغبار



MONA MAGHRABY



Cairo University

DESIGN AND IMPLEMENTATION OF HIGH-FREQUENCY TRANSCEIVER USING SOFTWARE DEFINED RADIO

By

Mostafa Hamed Abdalla El-Sayed

A Thesis Submitted to the
Faculty of Engineering at Cairo University
in Partial Fulfillment of the
Requirements for the Degree of
MASTER OF SCIENCE
in
Electronics and Communications Engineering

FACULTY OF ENGINEERING, CAIRO UNIVERSITY
GIZA, EGYPT
2021

**DESIGN AND IMPLEMENTATION OF HIGH-
FREQUENCY TRANSCEIVER USING SOFTWARE
DEFINED RADIO**

By
Mostafa Hamed Abdalla El-Sayed

A Thesis Submitted to the
Faculty of Engineering at Cairo University
in Partial Fulfillment of the
Requirements for the Degree of
MASTER OF SCIENCE
in
Electronics and Communications Engineering

Under the Supervision of

**Prof. Mohammed Ryad El-
Ghonemi**

Dr. Mohammed Refky Amin

.....
Professor
Communication and Electronics
Department
Faculty of Engineering, Cairo University

.....
Assistant Professor
Communication and electronics
Department
Faculty of Engineering, Cairo University

FACULTY OF ENGINEERING, CAIRO UNIVERSITY
GIZA, EGYPT
2021

DESIGN AND IMPLEMENTATION OF HIGH-FREQUENCY TRANSCEIVER USING SOFTWARE DEFINED RADIO

By
Mostafa Hamed Abdalla El-Sayed

A Thesis Submitted to the
Faculty of Engineering at Cairo University
in Partial Fulfillment of the
Requirements for the Degree of
MASTER OF SCIENCE
in
Electronics and Communications Engineering

Approved by the
Examining Committee


Prof. Dr. Mohammed Ryad El-Ghonemi, Thesis Main Advisor

Prof. Dr. Ahmed Nader Mohieldin, Internal Examiner

**Assoc. Prof. Fathy Mohammed Abdelkader, External Examiner
(Military Technical College)**

FACULTY OF ENGINEERING, CAIRO UNIVERSITY
GIZA, EGYPT
2021

Engineer's Name: Mostafa Hamed Abdalla
Date of Birth: 10/8/1989
Nationality: Egyptian
E-mail: Mostafa.el89@ieee.org
Phone: 01141113288
Address: 319 Ferdaus city,
6th of October City, Giza, Egypt
Registration Date: 1/10/2017
Awarding Date:/....../2021
Degree: Master of Science
Department: Electronics and Communications Engineering



Supervisors:
Prof. Mohammed R.ElGhonemi
Dr. Mohammed R.Amin

Examiners:
Assoc Prof. Fathy M.Abdelkader(External examiner)
(Military Technical College)
Prof. Ahmed Nader Mohieldin (Internal examiner)
Prof. Mohammed R.ElGhonemi (Thesis main advisor)

Title of Thesis:

DESIGN AND IMPLEMENTATION OF HIGH-FREQUENCY TRANSCEIVER
USING SOFTWARE DEFINED RADIO

Key Words:

Software defined radio (SDR); Digital waveform generation; Digital receiver; primary radar; secondary surveillance radar (SSR).

Summary:

In this thesis new design and implementation of SDR module which is used as hardware platform in design and implementation of digital waveform generation and digital receiver for modern radar systems. Also, design and implementation of SSR transceiver is proposed. All the proposed designs have been fabricated and tested. All the simulations, lab measurements have been proposed in this thesis.

Disclaimer

I hereby declare that this thesis is my own original work and that no part of it has been submitted for a degree qualification at any other university or institute.

I further declare that I have appropriately acknowledged all sources used and have cited them in the references section.

Name: Mostafa Hamed Abdalla

Date: ../../...

Signature:

Acknowledgments

First, I would like to thank ALLAH who enabled me to overcome all the problems that faced me throughout the work .

I am highly appreciated to Prof. Mohammed Ryad El-ghonemi, Professor of Electronics and Communications, Faculty of Engineering, Cairo University for work supervising, guidance and valuable advice during my study, for suggesting and supervising this work, for continuous support, valuable guidance, criticism, encouragement, unlimited cordial help, giving advice and providing research facilities, and for his great effort in presenting this work.

My grateful thanks to Dr.Mohamed Refky Amin, PH.D. of Electronics and Communications, Faculty of Engineering, Cairo University for his direct supervision, help, and encouragement in each stage of the present work and the preparation of this thesis.

My grateful thanks to Dr.Mohamed Barbary, PH.D. of Electrical engineering, Air-Defense Research and Development Center for his direct supervision, help, and encouragement in each stage of the present work and the preparation of this thesis.

Special thanks to General Dr. Ali Gab Allah, General Dr. Alaa Hafez and General Dr. Mohammed Abdul Latif for all things that they taught me. They have credit for whatever work I do and I thank God because I'm lucky to have teachers like them.

I would also like to thank my family, who kindly supported and believed in me in every step of the way during my research.

Lastly, Special thanks to Eng. Kamal Hussein, Master. student at Ain Shams University who helped me to design and fabricate the proposed designs.

Table of Contents

DISCLAIMER	I
ACKNOWLEDGMENTS.....	II
TABLE OF CONTENTS	III
LIST OF TABLES.....	VI
LIST OF FIGURES.....	VII
NOMENCLATURE	X
ABSTRACT	XII
CHAPTER 1 : INTRODUCTION	1
1.1. INTRODUCTION.....	1
1.2. MOTIVATIONS	2
1.3. THESIS CONTRIBUTIONS	2
1.4. LIST OF PUBLICATIONS	3
1.5. ORGANIZATION OF THE THESIS.....	3
CHAPTER 2 : BACKGROUND.....	4
2.1. INTRODUCTION.....	4
2.2. SDR TRANSCEIVERS.....	4
2.2. TRADITIONAL TRANSCEIVERS	5
2.3. RADAR BACKGROUND.....	6
2.3.1. Radar equation	7
2.3.2. Radar frequencies.....	7
2.3.3. Pulsed radar.....	8
2.3.3.1. Pulse compression.....	9
2.3.3.2. Matched filter.....	10
2.3.3.3. Pulsed radar waveforms	11
2.3.3.3.1. Frequency Modulation waveforms.....	11
2.3.4. CW radar.....	16
2.3.4.1. Linear Frequency Modulated Radar.....	16
2.3.4.2. Non- Linear Frequency Modulated Radar.....	17
2.3.4.3. Stepped Frequency Radar	17
2.3.5. Secondary Surveillance Radar	18
2.3.5.1. SSR interrogation modes	18
2.3.5.2. SSR transponder reply	20
2.3.5.3. SSR receiver design	21
2.4. SUMMARY	21
CHAPTER 3 : DESIGN AND IMPLEMENTATION OF DIGITAL TRANSCEIVER FOR MODERN PRIMARY RADARS BASED ON SDR TECHNIQUE.....	22
3.1. INTRODUCTION.....	22

3.2.	SYSTEM OVERVIEW AND GENERAL BLOCK DIAGRAM	23
3.3.	SYSTEM PARAMETERS	24
3.4.	MATLAB SIMULATIONS.....	24
3.5.	GRAPHICAL USER INTERFACE	27
3.5.1.	Radar control.....	28
3.5.2.	RF synthesizer control	29
3.5.3.	Serial communication	30
3.6.	FPGA BOARD.....	30
3.6.1.	FPGA and programming	31
3.6.2.	Digital to analog converter.....	32
3.6.3.	Analog to digital converter	32
3.6.4.	Interface	33
3.6.5.	Power network	34
3.7.	FPGA BOARD LAYOUT	34
3.8.	DESIGN AND IMPLEMENTATION OF PROPOSED WIDEBAND RF SYNTHESIZER	35
3.8.1.	RF board schematics	36
3.8.2.	RF board layout and 3D-model.....	38
3.9.	DICKIE-FIX BOARD	39
3.9.1.	Dickie-fix board schematics.....	40
3.9.2.	Dickie fix layout.....	42
3.10.	VHF RADAR RECEIVER.....	43
3.10.1.	VHF receiver schematic	44
3.10.2.	VHF receiver layout and 3Dmodel	45
3.11.	SIMULATIONS AND MEASUREMENTS	46
3.11.1.	FPGA design and simulations.....	46
3.11.2.	Measurements	48
3.11.2.1.	FG board measurements.....	48
3.11.2.2.	RF board measurements	49
3.11.2.3.	Dickie-fix circuit measurements	51
3.12.	SUMMARY	53

CHAPTER 4 : DESIGN AND IMPLEMENTATION OF DIGITAL SSR TRANSCIVER BASED ON SDR TECHNIQUE54

4.1.	INTRODUCTION.....	54
4.2.	SYSTEM OVERVIEW	55
4.2.1.	General block diagram	55
4.2.2.	System parameters	57
4.3.	GRAPHICAL USER INTERFACE	57
4.4.	FREQUENCY GENERATOR BOARD	58
4.4.1.	Frequency Generator Board power network.....	59
4.4.2.	Analog switches	59
4.4.3.	FPGA	60
4.4.4.	RS-232 communication circuit	61
4.4.5.	Analog to digital converter	62
4.4.6.	Frequency generator board layout.....	62
4.4.7.	Frequency generator board 3d model.....	63

4.4.8.	Frequency generator board fabrication	64
4.4.9.	Frequency generator board version2.0.....	64
4.4.9.1.	Frequency generator board V2.0 layout.....	64
4.5.	AIRCRAFT TRANSPONDER FREQUENCY GENERATOR BOARD.....	66
4.5.1.	Aircraft transponder PCB layout.....	67
4.6.	DUAL-CHANNEL IF RECEIVER	69
4.6.1.	The selected components for IF receiver	69
4.6.1.1.	Low noise amplifier (AD8332 Ultra Low noise amplifier).....	69
4.6.1.2.	Logarithmic Amplifier with Received signal strength indicator (RSSI) (AD8309 log)	69
4.6.1.3.	Phase Detector (SYPD+1)	70
4.6.1.4.	Video amplifier Detector (AD811)	70
4.6.2.	IF Rreceiver schematic diagram.....	70
4.6.3.	IF Rreceiver PCB layout	71
4.6.4.	IF Receiver 3D model	71
4.6.5.	IF receiver fabrication	72
4.7.	SIMULATIONS AND RESULTS.....	72
4.7.1.	Waveform generator simulations	72
4.7.2.	IF receiver simulations.....	73
4.7.3.	FPGA design and simulations.....	73
4.7.4.	Measurements and lab test	75
4.8.	SUMMARY	76
CONCLUSIONS AND FUTURE WORK		77
CONCLUSION		77
FUTURE WORK		77
REFERENCES		78
APPENDIX A: PCB SIMULATIONS.....		82
APPENDIX B: MATLAB CODES		87
B.1. BPSK WAVEFORM GENERATION FUNCTION.....		87
B.2. BPSK AMBIGUITY FUNCTION CALCULATION		87
B.3. LINEAR FREQUENCY MODULATION GENERATION FUNCTION.....		88
B.4. LINEAR FREQUENCY MODULATION AMBIGUITY FUNCTION CALCULATION.....		88
B.5. PROPOSED SDR WAVEFORM GENERATION CODE		89
APPENDIX C: WAVEFORM GENERATION VHDL CODE		92

List of Tables

Table 2.1: Radar frequencies8

Table 2.2: Reply codes for different modes20

Table 3.1: system parameters24

Table 3.2: Mode byte.....29

Table 4.1: SSR system parameters57

List of Figures

Figure 2.1: SDR general block diagram	5
Figure 2.2: Traditional transceiver general block diagram[2].....	5
Figure 2.3: Radar types	6
Figure 2.4: pulsed radar block diagram.....	8
Figure 2.5: Long and short pulse duration with the same energy	9
Figure 2.6: Block diagram of a PC radar system	10
Figure 2.7: LFM waveform	12
Figure 2.8: ACF of LFM waveform.....	12
Figure 2.9: NLFM waveform	13
Figure 2.10: NLFM ACF.....	14
Figure 2.11: phase coded waveform.....	14
Figure 2.12: BPSK waveform	15
Figure 2.13: BPSK ACF	15
Figure 2.14 FMCW radar block diagram[18].....	16
Figure 2.15: Sawtooth wave LFM signal	16
Figure 2.16: Triangle wave LFM signal.....	17
Figure 2.17: NLFMCW waveform.....	17
Figure 2.18: Stepped frequency SFCW waveform.....	18
Figure 2.19: SSR general block diagram [52]	19
Figure 2.20: SSR modes of operation [52]	19
Figure 2.21: Reply codes timing diagram[52].....	20
Figure 2.22: SSR receiver block diagram [52].....	21
Figure 3.1: Digital radar transceiver general block diagram.....	23
Figure 3.2: MATLAB simulation of generated two pulses.....	25
Figure 3.3: BPSK detailed view	25
Figure 3.4: LFM waveform	26
Figure 3.5: BPSK digital receiver simulation	26
Figure 3.6: Digital receiver MATLAB simulation.....	27
Figure 3.7: Transceiver control GUI	28
Figure 3.3: FPGA board implementation	30
Figure 3.8: Frequency generator board implementation	30
Figure 3.9: FPGA schematic diagram	31
Figure 3.10: microcontroller schematic diagram.....	32
Figure 3.11: DAC schematic diagram	32
Figure 3.12: ADC schematic diagram.....	33
Figure 3.13: interfaces schematic diagram.....	33
Figure 3.14: power network schematic diagram	34
Figure 3.15: PCB layout of FPGA board	35
Figure 3.16: RF board implementation	36
Figure 3.17: PLL+VCO schematic diagram.....	37
Figure 3.18: RF board power network schematic diagram	37
Figure 3.19: RF board layout	38
Figure 3.20: RF board 3D-model	38
Figure 3.21: total dickie-fix board implementation.....	39
Figure 3.22: first stage implementation.....	39
Figure 3.23: second stage implementation	40

Figure 3.24: third stage implementation.....	40
Figure 3.25: First stage schematic diagram.....	40
Figure 3.26: second stage schematic diagram.....	41
Figure 3.27: third stage schematic diagram.....	41
Figure 3.28: PCB layout of the first stage.....	42
Figure 3.29: PCB layout of the second stage.....	42
Figure 3.30: PCB layout of the third stage.....	42
Figure 3.31: PCB layout of the total dickie-fix circuit.....	43
Figure 3.32: Implementation of VHF radar receiver.....	43
Figure 3.33: VHF signal section.....	44
Figure 3.34: IF amp. Section.....	44
Figure 3.35: AGC section.....	44
Figure 3.36: VHF receiver layout.....	45
Figure 3.37: VHF receiver 3D model.....	45
Figure 3.38: FPGA block diagram.....	46
Figure 3.39: FPGA simulations for digital waveform generation and digital receiver..	47
Figure 3.40: Detailed view of BPSK generation.....	48
Figure 3.41: FG board output signal.....	48
Figure 3.42: detailed view of BPSK modulation.....	49
Figure 3.43: detailed view of LFM waveform.....	49
Figure 3.44: RF single tone measurement.....	50
Figure 3.45: RF continuous ramp measurements.....	50
Figure 3.46: continuous ramp tuning voltage measurement.....	51
Figure 3.47: single ramp tuning voltage measurement.....	51
Figure 3.48: dickie-fix first stage measurements.....	52
Figure 3.49: dickie-fix second stage measurements.....	52
Figure 3.50: total dickie-fix measurements.....	53
Figure 4.1: SSR Transceiver general block diagram.....	55
Figure 4.2: Implemented SSR system.....	56
Figure 4.3: SSR transceiver control GUI.....	58
Figure 4.4: FGB power network schematic diagram.....	59
Figure 4.5: analog switches schematic diagram.....	60
Figure 4.6 : FPGA schematic diagram.....	61
Figure 4.7: RS-232 communication circuit schematic diagram.....	61
Figure 4.8: ADC schematic diagram.....	62
Figure 4.9: FGB layout.....	63
Figure 4.10: FGB 3D-model.....	63
Figure 4.11: FGB fabrication.....	64
Figure 4.12: FGB V2.0 PCB layout.....	65
Figure 4.13: FGB V2.0 3D-model.....	66
Figure 4.14: FGB V2.0 implementation.....	66
Figure 4.15: Transponder general block diagram.....	67
Figure 4.16: Transponder PCB layout.....	67
Figure 4.17: Transponder 3D model.....	68
Figure 4.18: implementation of Transponder.....	68
Figure 4.19: IF Rx general block diagram.....	69
Figure 4.20: IF Rx schematic diagram.....	70
Figure 4.21: IF Rx PCB layout.....	71
Figure 4.22: IF Rx 3D model.....	71
Figure 4.23: IF receiver fabrication.....	72