

شبكة المعلومات الجامعية التوثيق الإلكتروني والميكروفيلو

# بسم الله الرحمن الرحيم





MONA MAGHRABY



شبكة المعلومات الجامعية التوثيق الإلكتروني والميكروفيلو



شبكة المعلومات الجامعية التوثيق الالكتروني والميكروفيلم



MONA MAGHRABY



شبكة المعلومات الجامعية التوثيق الإلكترونى والميكروفيلم

# جامعة عين شمس التوثيق الإلكتروني والميكروفيلم قسم

نقسم بالله العظيم أن المادة التي تم توثيقها وتسجيلها علي هذه الأقراص المدمجة قد أعدت دون أية تغيرات



يجب أن

تحفظ هذه الأقراص المدمجة بعيدا عن الغبار



MONA MAGHRABY



# AIN SHAMS UNIVERSITY FACULTY OF ENGINEERING

**Electronics Engineering and Electrical Communications** 

#### Design Automation of All Digital Phase Locked Loop

A Thesis submitted in partial fulfillment of the requirements of Master of Science in Electrical Engineering (Electronics Engineering and Electrical Communications)

by

#### Abdelrahman Samy Mostafa Mohamed Rizk

Bachelor of Science in Electrical Engineering (Electronics Engineering and Electrical Communications)
Faculty of Engineering, Ain Shams University, 2016

Supervised By

Prof. Dr. Khaled Mohamed Wagih Sharaf Dr. Hesham Abdel Salam Ahmed Omran

> Cairo 3 July 2021



# AIN SHAMS UNIVERSITY FACULTY OF ENGINEERING

**Electronics Engineering and Electrical Communications** 

### Design Automation of All Digital Phase Locked Loop

by

#### Abdelrahman Samy Mostafa Mohamed Rizk

Bachelor of Science in Electrical Engineering (Electronics Engineering and Electrical Communications) Faculty of Engineering, Ain Shams University, 2016

#### **Examiners' Committee**

Name and affiliation	Signature
Prof. Dr. ElSayyed Mostafa Saad Electronics Engineering and Electrical Communications	
Faculty of Engineering, Helwan University.	
Prof. Dr. Hani Fikry Mohamed Ragaey Electronics Engineering and Electrical Communications Faculty of Engineering, Ain Shams University.	
Prof. Dr. Khaled Mohamed Wagih Sharaf Electronics Engineering and Electrical Communications Faculty of Engineering, Ain Shams University.	

Date: 3 July 2021

# Statement

This thesis is submitted as a partial fulfillment of Master of Science in Electrical Engineering, Faculty of Engineering, Ain shams University. The author carried out the work included in this thesis, and no part of it has been submitted for a degree or a qualification at any other scientific entity.

Abdelrahman Samy Mostafa Mohamed Rizk
Signature

**Date:** 3 July 2021

## Researcher Data

Name: Abdelrahman Samy Mostafa Mohamed Rizk

Date of birth: 14/09/1992 Place of birth: Cairo, Egypt

Last academic degree: Bachelor of Science in Electrical Engineering

Field of specialization: Integrated Circuits Design

University issued the degree: Ain Shams University

Date of issued degree: 7/9/2016

Current job: ASIC Physical Design Engineer

### Thesis Summary

In the recent years, the system on a chip (SoC) design has seen many advances due to the new technology nodes and the increase of system complexity. All-digital phase locked loop (ADPLL) usage gained more consideration in the advanced nodes SoCs, the building blocks of the ADPLL are mostly digital blocks, which gives it upper hand over the analog phase locked loop due to the easiness of integration, scalability with the technology nodes, flexibility of design and operation of the digital blocks, and immunity to supply noise and variations.

This thesis presents a design and optimization tool for the ADPLL system and circuits. The tool is implemented using Matlab scripts that create optimized design netlists and runs circuit simulator to simulate these netlists and verify the system requirements.

The thesis is divided into six chapters as listed below:

<u>Chapter 1</u> This chapter is the introduction of the thesis. It starts with an introduction to the PLLs and ADPLL. Then the contributions of this thesis. Finally presenting the thesis organization.

<u>Chapter 2</u> This chapter starts with literature review of the ADPLL system models, then discusses the used model and the tool's flow and the contributions to this model to determine the system parameters.

<u>Chapter 3</u> In this chapter, the DCO architectures are discussed, and the automated design flow using  $g_m/ID$  methodology is presented. also the design flow of the capacitor banks is presented.

<u>Chapter 4</u> In this chapter, the automated digital design flow for the digital blocks is presented. Starting from the circuits specifications, till the automatic synthesis, placement and routing of the circuits' RTL

<u>Chapter 5</u> In this chapter design examples are implemented using the design tool. The system simulations are presented and the results are discussed.

<u>Chapter 6</u> The conclusion of the thesis is given in this chapter, in addition to suggestions for future work.

Key words: All digital phase locked-loop (ADPLL), design automation, evolutionary design optimization methods, digital loop filter (DLF), phase noise,  $g_m/ID$  methodology, digitally controlled oscillator, design optimization, automatic placement and routing

## Acknowledgment

All praise is due to Allah. I thank Allah, who has given me the strength to go through this journey till the end. His never-ending blessings are the reason for this accomplishment.

I would like to to thank my Mother for her unlimited support and motivation to finish my thesis, My uncle Ahmed for his help and support, my brother and my family for their support that cannot be described by any words.

I would like also to express my gratitude to Prof. Khaled Sharaf for supervising my MSc Thesis. It was a great honor for me to work under his supervision. I am also grateful to Dr. Hesham Omran for the valuable discussions and meetings I had with him. I gained a lot of experience from these meetings, his work in the design automation and from his valuable advice.

Special thanks to Dr. Mohamed Watheq El-Kharashi, who has always gave hand during my MSc journey. I would also like to thank Dr. Ahmed Zaki for his support in Matlab.

I want to also thank my colleagues and dear friends who were great support and help: Mostafa Hamdi, Mahmoud Yousef, Salma Elsawy, Mariam Maher for their support by providing the tools' insight and sharing their experience. Yehia Hamdy and Mohamed Fouad in IC lab for useful discussions and help in PLLs. Your help and support was the reason in finishing this thesis.

I'd like to thank Prof. Dr. ElSayyed Mostafa Saad and Prof. Dr. Hany Fikri for serving in my defense committee and taking the time to read and judge my thesis work.

Abdelrahman Samy Mostafa Mohamed Rizk Electronics Engineering and Electrical Communications Faculty of Engineering Ain Shams University Cairo, Egypt 3 July 2021