

Salwa Ak1



بسم الله الرحمن الرحيم

مركز الشبكات وتكنولوجيا المعلومات

قسم التوثيق الإلكتروني



Salwa Ak1



جامعة عين شمس

التوثيق الإلكتروني والميكروفيلم

قسم

نقسم بالله العظيم أن المادة التي تم توثيقها وتسجيلها
على هذه الأقراص المدمجة قد أعدت دون أية تغييرات



Salwa Akl



بعض الوثائق الأصلية تالفة
وبالرسالة صفحات لم ترد بالأصل





B78369

Mansoura University
Faculty of Engineering
Electronic & Comm. Eng. Dept.

DESIGN AND OPTIMIZATION OF CURRENT MODE CIRCUITS

A Thesis

Submitted In Partial Fulfilment for the Degree of

Master of Science

In

Electrical Communications Engineering

By

Eng. Ayman S. Elbazz

Under Supervision of

Prof. Dr. Eng.

A.F. Ibrahim Abdel Fattah

Dr. Eng.

Mohamed A. Yakout

2000



Mansoura University

Faculty of Engineering

Electronic & Comm. Eng. Dept.

DESIGN AND OPTIMIZATION OF CURRENT MODE CIRCUITS

A Thesis

**Submitted In Partial Fulfilment for the Degree of
Master of Science**

In

Electrical Communications Engineering

By

Eng. Ayman S. Elbazz

Under Supervision of

Prof. Dr. Eng.

A.F. Ibrahim Abdel Fattah

Dr. Eng.

Mohamed A. Yakout

2000

SUPERVISORS

Thesis Title: -

DESIGN AND OPTIMIZATION OF CURRENT MODE CIRCUITS


Researcher Name: -


Ayman Sabry Ebrahim Elbazz

Supervisors: -

Name	Position
Prof. Dr. Eng. A. F. Ibrahim Abdel Fattah	Professor, Faculty of Engineering, Mansoura University
Dr. Eng. Mohamed A. Yakout	Lecture, Faculty of Engineering, Mansoura University

Signatures: -

Prof. Dr. Eng. A. F. Ibrahim Abdel Fattah	
Dr. Eng. Mohamed A. Yakout	



Acknowledgement

I must take this opportunity to thank all those people who help me in the preparation of this thesis.

First of all, I would like to acknowledge with gratitude the guidance, advice and support of *Prof. Dr. Abdel-Fattah Ibrahim Abdel-Fattah*. I deeply appreciate his immense knowledge, patience, friendly, and tactful manners.

Thanks are due also to *Dr. Mohammed Abdel-Alim Yakout* for the suggestion of the point of research, valuable advises, and encouragement.

Also, I should express my deepest thanks to the *academic staff, my colleagues and technicians* at the Department of Electronics and Communications, Faculty of engineering, Mansoura University for their help.

Last but not least, special thanks are to my mother, father, sisters, and brothers for their encouragement, help, and constant support.

Ayman Sabry

DEDICATED
TO
MY MOTHER, AND FATHER

CONTENTS

<u>Contents</u>	i
<u>List of Figures</u>	iv
<u>Abstract</u>	xi
<u>Chapter 1: Introduction</u>	1
<u>Chapter 2: The Current Conveyor</u>	4
2.1 The First Generation Current Conveyor (CCI).....	4
2.2 The Second Generation Current Conveyor (CCII).....	5
2.3 Basis for Realization of the CCII.....	7
2.3.1 Circuit Realization of CCII.....	8
2.3.2 Bipolar Translinear Cell.....	11
2.3.3 CMOS Translinear Cell.....	14
2.4 The Current Mirror.....	16
2.4.1 MOS Current Mirrors.....	17
a. Simple MOS Current Mirror.....	17
b. Wilson MOS Current Mirror.....	19
c. Improved Wilson MOS Current Mirror.....	22
d. Cascode MOS Current Mirror.....	25
2.4.2 Bipolar Current Mirror.....	28
a. Simple BJT Current Mirror.....	28
b. Wilson BJT Current Mirror.....	31
c. Improved Wilson BJT Current Mirror.....	35
d. Cascode BJT Current Mirror.....	38
2.5 Bipolar Current Conveyor.....	43
2.6 CMOS Current Conveyor.....	45
2.7 BICMOS Current Conveyor.....	47
2.8 Noise analysis.....	61

<u>Chapter 3: Macromodel Circuit for BiCMOS Second Generation</u>	
<u>Current Conveyor (CCII)</u>	63
3.1 Advantages of Using Macromodel.....	63
3.2 General CCII Macromodel.....	63
3.3 Determining The Element values.....	65
<u>Chapter 4: Circuit Optimization</u>	75
4.1 CCII Characteristics.....	75
4.2 Artificial Neural Networks.....	82
4.3 Construction of Neural Network.....	86
4.4 Learning Algorithm.....	87
4.5 Simulation results.....	90
4.6 Genetic Algorithms.....	93
4.7 Simple Genetic Algorithm.....	94
1. Reproduction.....	94
2. Crossover.....	95
3. Mutation.....	95
4.8 Optimization Algorithm.....	96
4.9 Application Examples.....	98
a. Example (1) [Optimum design].....	98
b. Example (2) [Maximum bandwidth].....	100
c. Example (3) [Low input resistance].....	101
<u>Chapter 5: Active Circuit Application of CCII</u>	103
5.1 Voltage Mode Circuits.....	103
5.1.1 Low Pass Filter Realization.....	105
5.1.2 High Pass Filter Realization.....	107
5.1.3 Band Pass Filter Realization.....	110
5.2 Current Mode Circuits.....	112
5.2.1 Low Pass Filter Realization.....	113
5.2.2 High Pass Filter Realization.....	115

5.2.3 Band Pass Filter Realization.....	117
5.3 Tunable Band Pass Filter.....	120
5.4 Some Basic Building Blocks Using CCI.....	123
5.4.1 Amplifiers.....	123
a. Voltage Amplifiers	123
b. Current Amplifiers	125
5.4.2 Integrators.....	125
a. Voltage Integrators.....	125
b. Current Integrators.....	128
5.4.3 Differentiators.....	129
a. Voltage Differentiators.....	129
b. Current Differentiators.....	131
5.4.4 Summers.....	132
a. Voltage Summer.....	132
b. Current Summer.....	133
5.6 Design Example (A fifth order maximally flat LPF).....	133
5.7 Differential Current Amplifier.....	137
<u>Chapter 6: Conclusion</u>	141
<u>References</u>	144
<u>Appendix</u>	
<u>List of Publications</u>	
<u>Arabic summary</u>	

List of Figures

Fig. (2-1)	Black box representation of the current conveyor (CC).....	4
Fig. (2-2)	Nullator-norator representation of CCI.....	5
Fig. (2-3)	Black box representation of CCII.....	6
Fig. (2-4)	Nullator-norator representation of CCII.....	6
Fig. (2-5)	Simplified representation of negative CCII.....	7
Fig. (2-6)	Comparison of CCII- and NPN transistor.....	7
Fig. (2-7)	Second generation current conveyor (CCII-).....	8
Fig. (2-8)	Positive second generation current conveyor (CCII+).....	9
Fig. (2-9)	Negative second generation current conveyor (CCII-).....	10
Fig. (2-10)	Schematic form of translinear PNP-NPN loop.....	13
Fig. (2-11)	CMOS translinear cell.....	16
Fig. (2-12)	Simple MOS current mirror.....	17
Fig. (2-13)	Small signal equivalent circuit of simple current mirror.....	18
Fig. (2-14)	The I_{out} versus V_{out} characteristics of simple current mirror.....	19
Fig. (2-15)	Wilson MOS current mirror.....	20
Fig. (2-16)	Small signal equivalent circuit of Wilson current mirror.....	20
Fig. (2-17)	The I_{out} versus V_{out} characteristics of Wilson current mirror.....	22
Fig. (2-18)	Improved Wilson current mirror	23
Fig. (2-19)	Determining the output resistance of the improved Wilson current mirror.....	23
Fig. (2-20)	The I_{out} versus V_{out} characteristics of the improved Wilson current mirror.....	24
Fig. (2-21)	Cascode MOS current mirror.....	25

Fig. (2-22)	Determining the output resistance of the cascode MOS current mirror.....	26
Fig. (2-23)	Small signal equivalent circuit of cascode current mirror.....	26
Fig. (2-24)	The I_{out} versus V_{out} characteristics of cascode current mirror.....	27
Fig. (2-25)	Simple BJT current mirror.....	29
Fig. (2-26)	Small signal equivalent circuit of simple BJT current mirror.....	29
Fig. (2-27)	The I_{out} versus V_{out} characteristics of simple current mirror.....	31
Fig. (2-28)	Wilson BJT current mirror.....	32
Fig. (2-29)	Small signal equivalent circuit of Wilson current mirror.....	33
Fig. (2-30)	The I_{out} versus V_{out} characteristics of Wilson current mirror.....	35
Fig. (2-31)	Improved Wilson BJT current mirror.....	36
Fig. (2-32)	The I_{out} versus V_{out} characteristics of improved Wilson current mirror.....	37
Fig. (2-33)	Cascode current mirror.....	39
Fig. (2-34)	Determining the output resistance of the cascode current mirror.....	39
Fig. (2-35)	Small signal equivalent circuit of cascode current mirror.....	39
Fig. (2-36)	The I_{out} versus V_{out} characteristics of cascode current mirror.....	39
Fig. (2-37)	Bipolar CCII ⁻	43
Fig. (2-38)	Plot R_X versus R_Y	44
Fig. (2-39)	CMOS CCII ⁺	45

Fig. (2-40)	Plot R_x versus R_y	46
Fig. (2-41)	Design circuit of CCII+.....	47
Fig. (2-42)	Improved design of CCII+.....	48
Fig. (2-43)	Realization circuit of CCII-.....	49
Fig. (2-44)	Circuit realizes both CCII+ and CCII-	49
Fig. (2-45)	The open-circuit AC transfer characteristics between X and Y terminal.....	50
Fig. (2-46)	The output voltage at X terminal.....	51
Fig. (2-47)	X-terminal voltage versus Y-terminal voltage.....	51
Fig. (2-48)	Short-circuit AC transfer characteristics between the X and Z+.....	52
Fig. (2-49)	Short-circuit AC transfer characteristics between the X and Z-.....	52
Fig. (2-50)	The short circuit current at terminal Z- and the input current at terminal X.....	53
Fig. (2-51)	The short circuit current at terminal Z+ and the input current at terminal X.....	53
Fig. (2-52)	Z- terminal current versus X-terminal current.....	54
Fig. (2-53)	Z+ terminal current versus X-terminal current.....	54
Fig. (2-54)	THD for CCII+.....	55
Fig. (2-55)	THD for CCII-.....	56
Fig. (2-56)	THD for CCII (Voltage mode).....	57
Fig. (2-57)	Unity gain amplifier.....	57
Fig. (2-58)	The output voltage at terminal Z- for unity gain amplifier.....	58
Fig. (2-59)	The output voltage at terminal Z+ for unity gain amplifier.....	59
Fig. (2-60)	The current drawn from the terminal X for unity gain amplifier	59