HDL filter for optimized area-delay minimization in FPGA synthesis
Wahba, Ayman;
Abstract
The quality of results (QoR) of FPGA synthesis operations is measured by two major criteria; area on chip, and circuit delay. In this paper we address the problem of minimizing the area and delay by filtering the input HDL descriptions to modify the constructs that are harmful to those criteria. A prototype tool was developed to make this filtering automatically, and the obtained results show the efficiency of this approach. © 2004 IEEE.
Other data
| Title | HDL filter for optimized area-delay minimization in FPGA synthesis | Authors | Wahba, Ayman | Issue Date | 1-Dec-2004 | Journal | Proceedings - 2004 International Conference on Electrical, Electronic and Computer Engineering, ICEEC'04 | Conference | Proceedings - 2004 International Conference on Electrical, Electronic and Computer Engineering, ICEEC'04 | ISBN | [0780385756] | Scopus ID | 2-s2.0-16244374310 |
Recommend this item
Similar Items from Core Recommender Database
Items in Ain Shams Scholar are protected by copyright, with all rights reserved, unless otherwise indicated.