CAN bus analyzer and emulator
Kashif, H.; Bahig, G.; hammad, sherif;
Abstract
A need arises when using CAN buses to monitor the data on the bus as well as having the ability to inject further data onto it. This provides the ability to fully test a CAN network on both the frame level and the bit level. This paper introduces a new CAN bus analyzer and emulator. The proposed System on Chip (SoC) is verified by simulation and implementation on FPGA board. Real time results show the efficiency of the SoC in bus analysis and CAN node emulation. ©2009 IEEE.
Other data
| Title | CAN bus analyzer and emulator | Authors | Kashif, H.; Bahig, G.; hammad, sherif | Keywords | Automotive testing | CAN | FPGA | Issue Date | 1-Dec-2009 | Journal | 2009 4th International Design and Test Workshop Idt 2009 | ISBN | [9781424457489] | DOI | 10.1109/IDT.2009.5404142 | Scopus ID | 2-s2.0-77950413171 |
Recommend this item
Similar Items from Core Recommender Database
Items in Ain Shams Scholar are protected by copyright, with all rights reserved, unless otherwise indicated.